

CONFIDENTIAL



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER I
SESSION 2013/2014**

COURSE NAME : DIGITAL ELECTRONICS
COURSE CODE : DAE 21203
PROGRAMME : 2 DAE
EXAMINATION DATE : DECEMBER 2013/JANUARY 2014
DURATION : 2 ½ HOURS
INSTRUCTION : ANSWER **FOUR (4)** QUESTIONS ONLY

THIS QUESTION PAPER CONSISTS OF TEN (10) PAGES

CONFIDENTIAL

- Q1** (a) Define the following:
- (i) Analog signal.
 - (ii) Digital signal.
- (4 marks)
- (b) For the waveform displayed in the oscilloscope in **Figure Q1(b)**, determine the following:
- (i) The number of cycles displayed.
 - (ii) The period, frequency and peak to peak voltage of the input signal.
 - (iii) The duty cycle.
- (6 marks)
- (c) A number is simply written as 1101, what is its values in decimal using bases 2, 8, 10 and 16?
- (4 marks)
- (d) Perform the following arithmetic operations. Show all steps.
- (i) Unsigned numbers 1011110_2 divide by 4_{10} .
 - (ii) $37 - 28$ using 2's complement.
 - (iii) Signed numbers $1010011 + 0101010$. Give answer in decimal.
- (5 marks)
- (e) The following is a string of ASCII characters whose bit pattern have been converted into hexadecimal for compactness:

4A 52 32 AD B5

The leftmost bit of the 8-bit in each pair of digits is the parity bit. The remaining bits are the 7-bit ASCII code.

Convert to bit form and decode them. The ASCII table is given in **Table Q1(e)**.

(6 marks)

- Q2** (a) For the logic circuit in **Figure Q2(a)**,
- (i) Write the output expression for X, Y and F. (3 marks)
 - (ii) Obtain the truth table showing all inputs and outputs X, Y and F. (5 marks)
- (b) **Figure Q2(b)** shows the input and output patterns of a logic circuit. The inputs are ABCD and the output is W.
- (i) Construct the truth table for this logic circuit. (5 marks)
 - (ii) Write the output expression in sum of minterms. (3 marks)
 - (iii) Simplify the output expression using K-map and implement this circuit using logic gates. (9 marks)

- Q3** (a) State 5 single variable theorems and illustrate each with basic logic gates. (5 marks)
- (b) Simplify F using Boolean algebra laws and DeMorgan's theorem for the following function:

$$F = \overline{\overline{A} B (CD + \overline{E} F) (\overline{A} B + CD)}$$

(3 marks)

- (c) For the circuit in **Figure Q3(c)**:
- (i) Write the expression for output F.
 - (ii) Implement this logic circuit using NAND gates only.
 - (iii) Prove that the output F for both circuit are the same. (8 marks)
- (d) **Table Q3(d)** shows the truth table of a combinational logic circuit.
- (i) Write the output expression of the circuit in SOP form.
 - (ii) Simplify the output expression and implement it with NOR gates only.

Q4 (a) Represent each function below as a sum of minterms: (9 marks)

(i) $F(A,B,C) = AB + C$

(ii) $W(X,Y,Z) = \bar{X}\bar{Y} + \bar{Y}Z + XY\bar{Z}$

(6 marks)

(b) Using a Karnaugh map, simplify the following equation. Obtain the minimum sum of product (SOP) expression and implement it using basic logic gates.

$$f(A, B, C, D) = \sum m(2,3,4,6,9,11,12) + d(1,14,15)$$

(8 marks)

(c) Design a 4-bit prime number detector circuit. The 4-bit input allow the binary numbers for 0 to 15 to be applied to the circuit. The output should be high only if prime numbers (1,2,3,5,7,11,13) are being input to the detector circuit.

(i) Obtain the truth table of the circuit.

(3 marks)

(ii) Simplify the output function.

(5 marks)

(iii) Implement the simplified function using basic gates.

(3 marks)

Q5 (a) Implement a full adder using two half adders:

(i) Produce a truth table.

(4 marks)

(ii) Write the output expression for Sum and Carry.

(3 marks)

(iii) Simplify the output expression for Sum and Carry.

(4 marks)

(iv) Draw the logic circuit for the full adder.

(4 marks)

(b) **Figure Q5(b)** shows a two 4-bit parallel binary adders with a correction circuit. Explain the operation of the adder and why the need of a correction circuit.

(10 marks)

- Q6** (a) (i) Briefly explain a decoder.
(ii) State the difference between a decoder and an encoder. (4 marks)
- b) Given the following function: $F = \overline{A}B + \overline{B}C + A\overline{C}$
- (i) Represent F in sum of minterms. (Hint: use K-maps or truth table). (4 marks)
- (ii) Implement F using a 3 x 8 decoder with Active Low output. (4 marks)
- (iii) Implement F using a 8 x 1 multiplexer. (3 marks)
- (c) The two inputs (A, B) of **Figure Q6(c)** are hexadecimal numbers: 9_{16} (A input) and E_{16} (B input). What is the output (SUM) in binary if:
- (i) $\overline{\text{Adder/ Subtractor}}$ is low?
- (ii) $\overline{\text{Adder/ Subtractor}}$ is high?

Show all steps and give a brief explanation.

(10 marks)

- END OF QUESTION -

FINAL EXAMINATION

SEMESTER/SESSION: SEM I/2013/2014
COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE
COURSE CODE: DAE 21203




Figure Q1(b)

FINAL EXAMINATION

SEMESTER/SESSION: SEM I/2013/2014
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE
 COURSE CODE: DAE 21203

CONTROL CHARACTERS				GRAPHIC SYMBOLS			
NAME	DEC	BINARY	HEX	SYMBOL	DEC	BINARY	HEX
NUL	0	00000000	00		64	10000000	40
SOH	1	00000001	01	@	65	10000001	41
STX	2	00000010	02	A	66	10000010	42
ETX	3	00000011	03	B	67	10000011	43
EOT	4	00000100	04	C	68	10000100	44
ENQ	5	00000101	05	D	69	10000101	45
ACK	6	00000110	06	E	70	10000110	46
BEL	7	00000111	07	F	71	10000111	47
BS	8	00010000	08	G	72	10010000	48
HT	9	00010001	09	H	73	10010001	49
LF	10	00010010	0A	I	74	10010010	4A
VT	11	00010011	0B	J	75	10010011	4B
FF	12	00010100	0C	K	76	10010100	4C
CR	13	00010101	0D	L	77	10010101	4D
SO	14	00010110	0E	M	78	10010110	4E
SI	15	00010111	0F	N	79	10010111	4F
DLE	16	00100000	10	O	80	10100000	50
DC1	17	00100001	11	P	81	10100001	51
DC2	18	00100010	12	Q	82	10100010	52
DC3	19	00100011	13	R	83	10100011	53
DC4	20	00100100	14	S	84	10100100	54
NAK	21	00100101	15	T	85	10100101	55
SYN	22	00100110	16	U	86	10100110	56
ETB	23	00100111	17	V	87	10100111	57
CAN	24	00110000	18	W	88	10110000	58
EM	25	00110001	19	X	89	10110001	59
SUB	26	00110010	1A	Y	90	10110010	5A
ESC	27	00110011	1B	Z	91	10110011	5B
FS	28	00110100	1C	[92	10110100	5C
GS	29	00110101	1D	\	93	10110101	5D
RS	30	00110110	1E	^	94	10110110	5E
US	31	00110111	1F	_	95	10110111	5F
	32	01000000	20	space			
	33	01000001	21	!			
	34	01000010	22	"			
	35	01000011	23	#			
	36	01000100	24	\$			
	37	01000101	25	%			
	38	01000110	26	&			
	39	01000111	27	'			
	40	01010000	28	(
	41	01010001	29)			
	42	01010010	2A	*			
	43	01010011	2B	+			
	44	01010100	2C	,			
	45	01010101	2D	-			
	46	01010110	2E	.			
	47	01010111	2F	/			
	48	01100000	30	0			
	49	01100001	31	1			
	50	01100010	32	2			
	51	01100011	33	3			
	52	01100100	34	4			
	53	01100101	35	5			
	54	01100110	36	6			
	55	01100111	37	7			
	56	01110000	38	8			
	57	01110001	39	9			
	58	01110010	3A	:			
	59	01110011	3B	;			
	60	01110100	3C	<			
	61	01110101	3D	=			
	62	01110110	3E	>			
	63	01110111	3F	?			
	96	11000000	96	.			
	97	11000001	97	a			
	98	11000010	98	b			
	99	11000011	99	c			
	100	11000100	100	d			
	101	11000101	101	e			
	102	11000110	102	f			
	103	11000111	103	g			
	104	11010000	104	h			
	105	11010001	105	i			
	106	11010010	106	j			
	107	11010011	107	k			
	108	11010100	108	l			
	109	11010101	109	m			
	110	11010110	110	n			
	111	11010111	111	o			
	112	11100000	112	p			
	113	11100001	113	q			
	114	11100010	114	r			
	115	11100011	115	s			
	116	11100100	116	t			
	117	11100101	117	u			
	118	11100110	118	v			
	119	11100111	119	w			
	120	11110000	120	x			
	121	11110001	121	y			
	122	11110010	122	z			
	123	11110011	123	{			
	124	11110100	124				
	125	11110101	125	}			
	126	11110110	126	~			
	127	11110111	127	Del			

FINAL EXAMINATION

SEMESTER/SESSION: SEM I/2013/2014
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE
 COURSE CODE: DAE 21203




Figure Q2(a)





Figure Q2(b)

FINAL EXAMINATIONSEMESTER/SESSION: SEM I/2013/2014
COURSE NAME : DIGITAL ELECTRONICSPROGRAMME : 2 DAE
COURSE CODE: DAE 21203**Figure Q3(c)****Table Q3(d)**

INPUTS			OUTPUT
S	A	B	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

FINAL EXAMINATION

SEMESTER/SESSION: SEM I/2013/2014
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE
 COURSE CODE: DAE 21203




Figure Q5(b)




Figure Q6(c)