



**UNIVERSITI TUN HUSSEIN ONN MALAYSIA**

**FINAL EXAMINATION  
SEMESTER II  
SESSION 2018/2019**

COURSE NAME : MICROPROCESSOR AND  
MICROCONTROLLER

COURSE CODE : BNR 21703

PROGRAMME CODE : BND / BNF

EXAMINATION DATE : JUNE / JULY 2019

DURATION : 3 HOURS

INSTRUCTION : ANSWER **ALL** QUESTIONS

THIS QUESTION PAPER CONSISTS OF **THIRTEEN (13)** PAGES

- Q1**
- (a) List down and explain **SIX (6)** components of a microcomputer. (6 marks)
  - (b) Illustrate the internal block diagram of Intel 8086 microprocessor showing the Central Processing Unit (CPU), blocks of memory, output and input, and address, data and control bus. (3 marks)
  - (c) 8086 microprocessor consists of **FOUR (4)** segment registers. List down and explain the function of each segment register. (4 marks)
  - (d) Given a code segment, CS has the value of 1F74h and instruction pointer, IP has the value of 85A6h. Determine:
    - (i) The logical address. (1 mark)
    - (ii) The offset value. (1 mark)
    - (iii) The physical address. (1 mark)
    - (iv) The lowest memory location for the code segment. (1 mark)
    - (v) The highest memory location for the code segment. (1 mark)
  - (e) The assembly codes snippet below shows a process of adding **FOUR (4)** values without segmentation (i.e. code and data are mixed together). Rewrite the code so that both code and data will have a different segment. Assume data segment base, DS = 0700h and the offset of DS starts at 100h.

<u>Without segmentation</u>
<pre>MOV AL, 02H ADD AL, 12H ADD AL, 0AH ADD AL, F2H</pre>

(7 marks)

**Q2** (a) Analyse the assembly codes snippet below.

```

MOV DH, 10H
ADD DH, 0EFH
MOV AL, 40H
CLC
ADD AL, F4H
XOR DH, 55H
ADC AL, DH
DEC DH
    
```

By showing detailed calculation, determine the value of the following flags after each operation execution. Please provide your answer according to the template shown in **Table Q2(a)**.

- (i) Carry flag (CF)
- (ii) Zero flag (ZF)
- (iii) Sign flag (SF)
- (iv) Overflow flag (OF)
- (v) Parity flag (PF)
- (vi) Auxiliary flag (AF)

(8 marks)

(b) Answer this question assuming that each instruction is completely independent. Assume that register AX contains 53F1H, determine AX after execution of each instruction.

- (i) CBW
- (ii) ADD AH, 8AH
- (iii) ROR AH, 4
- (iv) IDIV AX

(5 marks)

(c) 8086 microprocessor can be used to control a traffic light system as depicted in **Figure Q2(c)**. The traffic light system operates according to the requirements as listed in **Table Q2(c)**. Assuming that the traffic light system is connected to Port 4,

(i) Develop a flowchart to realize the traffic light system operation.

(4 marks)

(ii) Based on the flowchart developed in **Q2(c)(i)**, produce the assembly codes.

(8 marks)

- Q3** (a) There are **SIX (6)** methods to implement Ready to Start (RESET). List out all of the methods. (6 marks)
- (b) Differentiate the process of instruction execution by using non-pipelining and pipelining. Aid your description by drawing proper illustration. (6 marks)
- (c) The LEDs on Port B (RB0-RB3) are always OFF. The output bit is interrupted by an active LOW input at RB4-RB7. If interrupt occurs, Interrupt Service Routine (ISR) will determine which bit is causing the interrupt, and switch ON the corresponding LED as below:
- Case 1: If the interrupt is from RB7, LED '0' (RB0) will be switched ON & RETFIE  
Case 2: If the interrupt is from RB6, LED '1' (RB1) will be switched ON & RETFIE  
Case 3: If the interrupt is from RB5, LED '2' (RB2) will be switched ON & RETFIE  
Case 4: If the interrupt is from RB4, LED '3' (RB3) will be switched ON & RETFIE
- Based on these cases and the flowchart provided in **Figure Q3(c)**, develop a microcontroller program using assembly language with ISR. (13 marks)

- Q4** (a) Given a PIC16F877A with crystal frequency of 10MHz, calculate the time taken to execute all instructions in DELAY subroutine below. Assume that the content in memory 1FH is 30H.

```

    DELAY    DECFSZ    1FH
            GOTO DELAY
    
```

(6 marks)

- (b) For an 8-bit Analog to Digital Converter (ADC) with reference voltage  $V_{ref} = 2.56\text{ V}$ , calculate the followings. [Given:  $D_{out} = \frac{V_{in} \times 255}{V_{ref}}$  ]

(i) Digital output  $D_{out}$  if the analog input  $V_{in}$  is 1V. (2 marks)

(ii) Analog input  $V_{in}$  if the digital output  $D_{out}$  is B'00010010'. (2 marks)

- (c) Asynchronous serial data communication is widely used for character-oriented transmission such as ASCII character. By using appropriate illustration, show how an ASCII character 'a' is framed and transferred. Given that the 'V' = 56h = b'01010110'.

(5 marks)

- (d) Determine suitable value for PR2 and the prescaler needed to obtain the following Pulse Width Modulation (PWM) frequencies. Assume that the crystal frequency is 20MHz. [Given that:  $R2 = \left( \frac{\tau_{PWM}}{4 \times T_{osc} \times TMR2 \text{ prescaler}} \right) - 1$  ].

(i) 62.15kHz (4 marks)

(ii) 3.22kHz (6 marks)

**- END OF QUESTIONS -**


**FINAL EXAMINATION**

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**Table Q2(a)**

Instruction	Calculation	CF	ZF	SF	OF	PF	AF
MOV DH, 02H							
ADD DH, 0FFH							
MOV AL, 04H							
CLC							
ADD AL, 7FH							
XOR DH							
ADC AL, DH							
INC DH							



**Figure Q2(c)**

**FINAL EXAMINATION**

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**Table Q2(c)**

<b>START</b>		<b>Traffic Light Situation</b>	<b>Delay</b>
		All traffic lights – RED	NONE
<b>INFINITE LOOP</b>	<b>Situation No.</b>	<b>Traffic Light Situation</b>	<b>Delay</b>
	Situation 1 (S1)	Traffic lights 1 & 3 – GREEN Traffic lights 2 & 4 – RED	10 seconds
	Situation 2 (S2)	Traffic lights 1 & 3 – YELLOW Traffic lights 2 & 4 – RED	10 seconds
	Situation 3 (S3)	Traffic lights 1 & 3 – RED Traffic lights 2 & 4 – GREEN	10 seconds
	Situation 4 (S4)	Traffic lights 1 & 3 – RED Traffic lights 2 & 4 – YELLOW	10 seconds

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2018/2019  
COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
COURSE CODE : BNR 21703




Figure Q3(c)



**FINAL EXAMINATION**

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**APPENDIX A: PIC16F877A REGISTER FILE MAP**

File Address	File Address	File Address	File Address
Indirect addr. <sup>(1)</sup> 00h	Indirect addr. <sup>(1)</sup> 80h	Indirect addr. <sup>(1)</sup> 100h	Indirect addr. <sup>(1)</sup> 180h
TMR0 01h	OPTION_REG 81h	TMR0 101h	OPTION_REG 181h
PCL 02h	PCL 82h	PCL 102h	PCL 182h
STATUS 03h	STATUS 83h	STATUS 103h	STATUS 183h
FSR 04h	FSR 84h	FSR 104h	FSR 184h
PORTA 05h	TRISA 85h		
PORTB 06h	TRISB 86h	PORTB 106h	TRISB 186h
PORTC 07h	TRISC 87h		
PORTD <sup>(1)</sup> 08h	TRISD <sup>(1)</sup> 88h		
PORTE <sup>(1)</sup> 09h	TRISE <sup>(1)</sup> 89h		
PCLATH 0Ah	PCLATH 8Ah	PCLATH 10Ah	PCLATH 18Ah
INTCON 0Bh	INTCON 8Bh	INTCON 10Bh	INTCON 18Bh
PIR1 0Ch	PIE1 8Ch	EEDATA 10Ch	EECON1 18Ch
PIR2 0Dh	PIE2 8Dh	EEADR 10Dh	EECON2 18Dh
TMR1L 0Eh	PCON 8Eh	EEDATH 10Eh	Reserved <sup>(2)</sup> 18Eh
TMR1H 0Fh		EEADRH 10Fh	Reserved <sup>(2)</sup> 18Fh
T1CON 10h			
TMR2 11h	SSPCON2 91h		
T2CON 12h	PR2 92h		
SSPBUF 13h	SSPADD 93h		
SSPCON 14h	SSPSTAT 94h		
CCPR1L 15h			
CCPR1H 16h			
CCP1CON 17h			
RCSTA 18h	TXSTA 98h	General Purpose Register 16 Bytes 117h-119h	General Purpose Register 16 Bytes 197h-199h
TXREG 19h	SPBRG 99h		
RCREG 1Ah			
CCPR2L 1Bh			
CCPR2H 1Ch	CMCON 9Ch		
CCP2CON 1Dh	CVRCON 9Dh		
ADRESH 1Eh	ADRESL 9Eh		
ADCON0 1Fh	ADCON1 9Fh		
General Purpose Register 96 Bytes 20h-7Fh	General Purpose Register 80 Bytes A0h-EFh	General Purpose Register 80 Bytes 120h-16Fh	General Purpose Register 80 Bytes 1A0h-1EFh
	accesses 70h-7Fh EFh-FFh	accesses 70h-7Fh 16Fh-17Fh	accesses 70h-7Fh 1F0h-1FFh
Bank 0	Bank 1	Bank 2	Bank 3

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**APPENDIX B: PIC16F877A REGISTER FILE MAP**

Mnemonic, Operands	Description	Cycles	14-Bit Opcode		Status Affected	Notes
			MSb	LSb		
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>						
ADDWF	f, d	Add W and f	1	00 0111	dfff ffff	C,DC,Z 1,2
ANDWF	f, d	AND W with f	1	00 0101	dfff ffff	Z 1,2
CLRF	f	Clear f	1	00 0001	1fff ffff	Z 2
CLRWF	-	Clear W	1	00 0001	0xxx xxxxx	Z
COMF	f, d	Complement f	1	00 1001	dfff ffff	Z 1,2
DECf	f, d	Decrement f	1	00 0011	dfff ffff	Z 1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00 1011	dfff ffff	1,2,3
INCF	f, d	Increment f	1	00 1010	dfff ffff	Z 1,2
INCFSSZ	f, d	Increment f, Skip if 0	1(2)	00 1111	dfff ffff	1,2,3
IORWF	f, d	Inclusive OR W with f	1	00 0100	dfff ffff	Z 1,2
MOVF	f, d	Move f	1	00 1000	dfff ffff	Z 1,2
MOVWF	f	Move W to f	1	00 0000	1fff ffff	
NOP	-	No Operation	1	00 0000	0xxx0 0000	
RLF	f, d	Rotate Left f through Carry	1	00 1101	dfff ffff	C 1,2
RRF	f, d	Rotate Right f through Carry	1	00 1100	dfff ffff	C 1,2
SUBWF	f, d	Subtract W from f	1	00 0010	dfff ffff	C,DC,Z 1,2
SWAPF	f, d	Swap nibbles in f	1	00 1110	dfff ffff	1,2
XORWF	f, d	Exclusive OR W with f	1	00 0110	dfff ffff	Z 1,2
<b>BIT-ORIENTED FILE REGISTER OPERATIONS</b>						
BCF	f, b	Bit Clear f	1	01 00bb	bfff ffff	1,2
BSF	f, b	Bit Set f	1	01 01bb	bfff ffff	1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01 10bb	bfff ffff	3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01 11bb	bfff ffff	3
<b>LITERAL AND CONTROL OPERATIONS</b>						
ADDLW	k	Add Literal and W	1	11 111x	kkkk kkkk	C,DC,Z
ANDLW	k	AND Literal with W	1	11 1001	kkkk kkkk	Z
CALL	k	Call Subroutine	2	10 0kkk	kkkk kkkk	
CLRWDT	-	Clear Watchdog Timer	1	00 0000	0110 0100	$\overline{TO}, \overline{PD}$
GOTO	k	Go to Address	2	10 1kkk	kkkk kkkk	
IORLW	k	Inclusive OR Literal with W	1	11 1000	kkkk kkkk	Z
MOVLW	k	Move Literal to W	1	11 00xx	kkkk kkkk	
RETFIE	-	Return from Interrupt	2	00 0000	0000 1001	
RETLW	k	Return with Literal in W	2	11 01xx	kkkk kkkk	
RETURN	-	Return from Subroutine	2	00 0000	0000 1000	
SLEEP	-	Go into Standby mode	1	00 0000	0110 0011	$\overline{TO}, \overline{PD}$
SUBLW	k	Subtract W from Literal	1	11 110x	kkkk kkkk	C,DC,Z
XORLW	k	Exclusive OR Literal with W	1	11 1010	kkkk kkkk	Z

- Note 1:** When an I/O register is modified as a function of itself ( e.g., MOVF PORTB, 1 ), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.
- 3:** If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**APPENDIX C: PIC16F877A SPECIAL FUNCTION REGISTER SUMMARY**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
<b>Bank 0</b>											
00h <sup>(3)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	31, 150
01h	TMR0	Timer0 Module Register								xxxx xxxx	55, 150
02h <sup>(3)</sup>	PCL	Program Counter (PC) Least Significant Byte								0000 0000	30, 150
03h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxxx	22, 150
04h <sup>(3)</sup>	FSR	Indirect Data Memory Address Pointer								xxxx xxxx	31, 150
05h	PORTA	—	—	PORTA Data Latch when written: PORTA pins when read						--0x 0000	43, 150
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxx	45, 150
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								xxxx xxxx	47, 150
08h <sup>(4)</sup>	PORTD	PORTD Data Latch when written: PORTD pins when read								xxxx xxxx	48, 150
09h <sup>(4)</sup>	PORTE	—	—	—	—	—	RE2	RE1	RE0	---- -xxx	49, 150
0Ah <sup>(1,3)</sup>	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	30, 150
0Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	26, 150
0Dh	PIR2	—	CMIF	—	EEIF	BCLIF	—	—	CCP2IF	-0-0 0--0	28, 150
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	60, 150
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	60, 150
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	--00 0000	57, 150
11h	TMR2	Timer2 Module Register								0000 0000	62, 150
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	61, 150
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	79, 150
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	82, 82, 150
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)								xxxx xxxx	63, 150
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)								xxxx xxxx	63, 150
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	64, 150
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	112, 150
19h	TXREG	USART Transmit Data Register								0000 0000	118, 150
1Ah	RCREG	USART Receive Data Register								0000 0000	118, 150
1Bh	CCPR2L	Capture/Compare/PWM Register 2 (LSB)								xxxx xxxx	63, 150
1Ch	CCPR2H	Capture/Compare/PWM Register 2 (MSB)								xxxx xxxx	63, 150
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	64, 150
1Eh	ADRESH	A/D Result Register High Byte								xxxx xxxx	133, 150
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	127, 150

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
 Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
- 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
- 3: These registers can be addressed from any bank.
- 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5: Bit 4 of EEDRHI implemented only on the PIC16F876A/877A devices.

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**APPENDIX D: PIC16F877A SPECIAL FUNCTION REGISTER SUMMARY (CONT.)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:	
<b>Bank 1</b>												
80h <sup>(3)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	31, 150	
81h	OPTION_REG	RBPUR	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23, 150	
82h <sup>(3)</sup>	PCL	Program Counter (PC) Least Significant Byte								0000 0000	30, 150	
83h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	T0	PD	Z	DC	C	0001 1xxx	22, 150	
84h <sup>(3)</sup>	FSR	Indirect Data Memory Address Pointer								xxxx xxxx	31, 150	
85h	TRISA	—	—	PORTA Data Direction Register						--11 1111	43, 150	
86h	TRISB	PORTB Data Direction Register								1111 1111	45, 150	
87h	TRISC	PORTC Data Direction Register								1111 1111	47, 150	
88h <sup>(4)</sup>	TRISD	PORTD Data Direction Register								1111 1111	48, 151	
89h <sup>(4)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction bits			0000 -111	50, 151	
8Ah <sup>(1,3)</sup>	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter						---0 0000	30, 150
8Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBF	0000 000x	24, 150	
8Ch	PIE1	PSPIE <sup>(2)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	25, 151	
8Dh	PIE2	—	CMIE	—	EEIE	BCLIE	—	—	CCP2IE	-0-0 0--0	27, 151	
8Eh	PCON	—	—	—	—	—	—	POR	BOR	---- --qq	29, 151	
8Fh	—	Unimplemented								—	—	
90h	—	Unimplemented								—	—	
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	83, 151	
92h	PR2	Timer2 Period Register								1111 1111	62, 151	
93h	SSPADDD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register								0000 0000	79, 151	
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	79, 151	
95h	—	Unimplemented								—	—	
96h	—	Unimplemented								—	—	
97h	—	Unimplemented								—	—	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	111, 151	
99h	SPBRG	Baud Rate Generator Register								0000 0000	113, 151	
9Ah	—	Unimplemented								—	—	
9Bh	—	Unimplemented								—	—	
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	135, 151	
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	141, 151	
9Eh	ADRESL	A/D Result Register Low Byte								xxxx xxxx	133, 151	
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00-- 0000	128, 151	

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
 Shaded locations are unimplemented, read as '0'.

- Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
- 2:** Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
- 3:** These registers can be addressed from any bank.
- 4:** PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5:** Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

**FINAL EXAMINATION**

SEMESTER / SESSION : SEM II / 2018/2019  
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BND / BNF  
 COURSE CODE : BNR 21703

**APPENDIX E: PIC16F877A SPECIAL FUNCTION REGISTER SUMMARY (CONT.)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:		
<b>Bank 2</b>													
100h <sup>(3)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)										0000 0000	31, 150
101h	TMR0	Timer0 Module Register										xxxx xxxx	55, 150
102h <sup>(3)</sup>	PCL	Program Counter's (PC) Least Significant Byte										0000 0000	30, 150
103h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxx	22, 150		
104h <sup>(3)</sup>	FSR	Indirect Data Memory Address Pointer										xxxxx xxxxx	31, 150
105h	—	Unimplemented										—	—
106h	PORTB	PORTB Data Latch when writer: PORTB pins when read										xxxxx xxxxx	45, 150
107h	—	Unimplemented										—	—
108h	—	Unimplemented										—	—
109h	—	Unimplemented										—	—
10Ah <sup>(1,3)</sup>	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter			—	—	---0 0000	30, 150		
10Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150		
10Ch	EEDATA	EEPROM Data Register Low Byte										xxxxx xxxxx	39, 151
10Dh	EEADR	EEPROM Address Register Low Byte										xxxxx xxxxx	39, 151
10Eh	EEDATH	—	—	—	EEPROM Data Register High Byte			—	—	--xx xxxxx	39, 151		
10Fh	EEADRH	—	—	—	— <sup>(5)</sup>	EEPROM Address Register High Byte			—	---- xxxxx	39, 151		
<b>Bank 3</b>													
180h <sup>(3)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)										0000 0000	31, 150
181h	OPTION_REG	$\overline{RBPV}$	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23, 150		
182h <sup>(3)</sup>	PCL	Program Counter (PC) Least Significant Byte										0000 0000	30, 150
183h <sup>(3)</sup>	STATUS	IRP	RP1	RP0	$\overline{TO}$	$\overline{PD}$	Z	DC	C	0001 1xxx	22, 150		
184h <sup>(3)</sup>	FSR	Indirect Data Memory Address Pointer										xxxxx xxxxx	31, 150
185h	—	Unimplemented										—	—
186h	TRISB	PORTB Data Direction Register										1111 1111	45, 150
187h	—	Unimplemented										—	—
188h	—	Unimplemented										—	—
189h	—	Unimplemented										—	—
18Ah <sup>(1,3)</sup>	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter			—	—	---0 0000	30, 150		
18Bh <sup>(3)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150		
18Ch	EECON1	EEPGD	—	—	—	WRERR	WREN	WR	RD	x--- x000	34, 151		
18Dh	EECON2	EEPROM Control Register 2 (not a physical register)										-----	39, 151
18Eh	—	Reserved; maintain clear										0000 0000	—
18Fh	—	Reserved; maintain clear										0000 0000	—

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
 Shaded locations are unimplemented, read as '0'.