

**UNIVERSITI TUN HUSSEIN ONN MALAYSIA**

**FINAL EXAMINATION  
SEMESTER II  
SESSION 2011/2012**

**COURSE NAME** : DIGITAL ELECTRONICS  
**COURSE CODE** : DAE 21203 / DEE 2123  
**PROGRAMME** : 2 DAE/DET  
**EXAMINATION DATE** : MARCH 2012  
**DURATION** : 2½ HOURS  
**INSTRUCTIONS** : ANSWER FOUR (4)  
QUESTIONS ONLY

THIS QUESTION PAPER CONSISTS OF TEN (10) PAGES



- Q2** (a) For the logic circuit in Figure Q2(a),
- (i) Write the output expression for X, Y and F. (3 marks)
- (ii) Obtain the truth table showing all inputs and outputs X, Y and F. (5 marks)
- (b) Figure Q2(b) shows the input and output patterns of a logic circuit. The inputs are ABCD and the output is W.
- (i) Construct the truth table for this logic circuit. (5 marks)
- (ii) Write the output expression in sum of minterms. (3 marks)
- (iii) Simplify the output expression using k-map and implement this circuit using logic gates. (9 marks)
- Q3** (a) State 5 single variable theorems and illustrate each with basic logic gates. (5 marks)
- (b) Simplify  $F$  using Boolean algebra laws and DeMorgan's theorem for the following function:
- $$F = \overline{\overline{A B} (CD + \overline{E} F) (\overline{A B} + CD)}$$
- (3 marks)
- (c) For the circuit in Figure Q3(c):
- (i) Write the expression for output F
- (ii) Implement this logic circuit using NAND gates only.

(iii) Prove that the output F for both circuit are the same.

(8 marks)

(d) Table Q3(d) shows the truth table of a combinational logic circuit.

(i) Write the output expression of the circuit in SOP form

(ii) Simplify the output expression and implement it with NOR gates only

(9 marks)

Q4 (a) Represent each function below as a sum of minterms:

i)  $F(A,B,C) = AB + C$

ii)  $F(X,Y,Z) = \bar{X}\bar{Y} + \bar{Y}Z + XY\bar{Z}$

(6 marks)

(b) Using a Karnaugh map, simplify the following equation. Obtain the minimum sum of product (SOP) expression and implement it using basic logic gates.

$$f(A, B, C, D) = \sum m(2,3,4,6,9,11,12) + d(1,14,15)$$

(8 marks)

(c) Design a 4-bit prime number detector circuit. The 4-bit input allow the binary numbers for 0 to 15 to be applied to the circuit. The output should be high only if prime numbers (1,2,3,5,7,11,13) are being input to the detector circuit.

(i) Obtain the truth table of the circuit.

(3 marks)

(ii) Simplify the output function.

(5 marks)

(iii) Implement the simplified function using basic gates.

(3 marks)

- Q5** (a) Implement a full adder using two half adders:
- (i) Produce a truth table (4 marks)
  - (ii) Write the output expression for Sum and Carry (3 marks)
  - (iii) Simplify the output expression for Sum and Carry (4 marks)
  - (iv) Draw the logic circuit for the full adder. (4 marks)
- b) Figure Q5(b) shows a two 4-bit parallel binary adders with a correction circuit. Explain the operation of the adder and why the need of a correction circuit. (10 marks)

- Q6** (a) (i) What is a decoder?  
 (ii) How is it different from an encoder? (4 marks)

- b) Given the following function:  $F = A\bar{B} + \bar{B}C + A\bar{C}$
- (i) Represent F in sum of minterms. ( Hint: use K-maps or truth table). (4 marks)
  - (ii) Implement F using a 3 x 8 decoder with Active Low output. (4 marks)
  - (iii) Implement F using a 8 x 1 multiplexer. (3 marks)

- c) The two inputs (A, B) of Figure Q6(c) are hexadecimal numbers  $9_{16}$  (A input) and  $E_{16}$  (B input). What is the output (SUM) in binary if:
- (i)  $\overline{\text{Adder / Subtractor}}$  is low?
  - (ii)  $\overline{\text{Adder / Subtractor}}$  is high?


Show all steps and give a brief explanation.

(10 marks)

**FINAL EXAMINATION**

SEMESTER / SESSION : SEMESTER II/ 2011/2012  
COURSE : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE/DET  
COURSE CODE : DAE 21203/DEE2123



**Figure Q1(b)**

**FINAL EXAMINATION**

SEMESTER / SESSION : SEMESTER II/ 2011/2012  
 COURSE : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE/DET  
 COURSE CODE : DAE 21203/DEE2123


**Table 01(e)**

CONTROL CHARACTERS				GRAPHIC SYMBOLS			
NAME	DEC	BINARY	HEX	SYMBOL	DEC	BINARY	HEX
NUL	0	0000000	00	space	32	0100000	20
SOH	1	0000001	01	!	33	0100001	21
STX	2	0000010	02	"	34	0100010	22
ETX	3	0000011	03	#	35	0100011	23
EOT	4	0000100	04	\$	36	0100100	24
ENQ	5	0000101	05	%	37	0100101	25
ACK	6	0000110	06	&	38	0100110	26
BEL	7	0000111	07	'	39	0100111	27
BS	8	0001000	08	(	40	0101000	28
HT	9	0001001	09	)	41	0101001	29
LF	10	0001010	0A	*	42	0101010	2A
VT	11	0001011	0B	+	43	0101011	2B
FF	12	0001100	0C	,	44	0101100	2C
CR	13	0001101	0D	-	45	0101101	2D
SO	14	0001110	0E	.	46	0101110	2E
SI	15	0001111	0F	/	47	0101111	2F
DLE	16	0010000	10	0	48	0110000	30
DC1	17	0010001	11	1	49	0110001	31
DC2	18	0010010	12	2	50	0110010	32
DC3	19	0010011	13	3	51	0110011	33
DC4	20	0010100	14	4	52	0110100	34
NAK	21	0010101	15	5	53	0110101	35
SYN	22	0010110	16	6	54	0110110	36
ETB	23	0010111	17	7	55	0110111	37
CAN	24	0011000	18	8	56	0111000	38
EM	25	0011001	19	9	57	0111001	39
SUB	26	0011010	1A	:	58	0111010	3A
ESC	27	0011011	1B	;	59	0111011	3B
FS	28	0011100	1C	<	60	0111100	3C
GS	29	0011101	1D	=	61	0111101	3D
RS	30	0011110	1E	>	62	0111110	3E
US	31	0011111	1F	?	63	0111111	3F
				@	64	1000000	40
				A	65	1000001	41
				B	66	1000010	42
				C	67	1000011	43
				D	68	1000100	44
				E	69	1000101	45
				F	70	1000110	46
				G	71	1000111	47
				H	72	1001000	48
				I	73	1001001	49
				J	74	1001010	4A
				K	75	1001011	4B
				L	76	1001100	4C
				M	77	1001101	4D
				N	78	1001110	4E
				O	79	1001111	4F
				P	80	1010000	50
				Q	81	1010001	51
				R	82	1010010	52
				S	83	1010011	53
				T	84	1010100	54
				U	85	1010101	55
				V	86	1010110	56
				W	87	1010111	57
				X	88	1011000	58
				Y	89	1011001	59
				Z	90	1011010	5A
				[	91	1011011	5B
				\	92	1011100	5C
				]	93	1011101	5D
				^	94	1011110	5E
				_	95	1011111	5F
				Del	127	1111111	7F


**FINAL EXAMINATION**

SEMESTER / SESSION : SEMESTER II/ 2011/2012  
COURSE : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE/DET  
COURSE CODE : DAE 21203/DEE2123



**Figure Q2(a)**




**Figure Q2(b)**



**FINAL EXAMINATION**

SEMESTER / SESSION : SEMESTER II/ 2011/2012  
 COURSE : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE/DET  
 COURSE CODE : DAE 21203/DEE2123



**Figure Q3(c)**


**Table Q3(d)**

INPUTS			OUTPUT
S	A	B	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


**FINAL EXAMINATION**

SEMESTER / SESSION : SEMESTER II/ 2011/2012  
 COURSE : DIGITAL ELECTRONICS

PROGRAMME : 2 DAE/DET  
 COURSE CODE : DAE 21203/DEE2123



**Figure Q5(b)**



**Figure Q6(c)**