



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER II
SESSION 2017/2018**

COURSE NAME : MICROPROCESSOR AND
MICROCONTROLLER

COURSE CODE : BNR 21703

PROGRAMME CODE : BNF

EXAMINATION DATE : JUNE / JULY 2018

DURATION : 3 HOURS

INSTRUCTION : ANSWER ALL QUESTIONS

TERBUKA

THIS QUESTION PAPER CONSISTS OF TEN (10) PAGES

- Q1** (a) Differentiate between a microprocessor and a microcontroller in terms of architecture and functionality. (6 marks)
- (b) Explain briefly each of the following microprocessor features:
- (i) Central Processing Unit (CPU)
 - (ii) Memory
 - (iii) Input / Output (I/O)
- (6 marks)
- (c) Describe and sketch the differences between Address Bus and Data Bus. (4 marks)
- (d) Differentiate between Harvard architecture and Von Neumann Architecture. (4 marks)

- Q2** (a) Illustrate the internal block diagram of Intel 8086 microprocessor showing the Central Processing Unit (CPU), blocks of memory, output and input, and address, data and control bus. (6 marks)
- (b) The 8086 microprocessor consists of **FOUR (4)** data registers. Explain the function of these registers:
- (i) AX
 - (ii) BX
 - (iii) CX
 - (iv) DX
- (8 marks)

- (c) State the function of these flags in flag register of 8086 microprocessor.
- (i) Zero flag
 - (ii) Direction flag
 - (iii) Parity flag

TERBUKA (6 marks)

- Q3** (a) For the instructions listed below, determine its addressing mode and determine the outcome of executing them. Show your calculation steps (if any).
- (i) MOV DX, [1024H]; given the content of memory 1024H = A08BH.
 - (ii) MOV [DI], AL; given the content of memory DS = 0700H, DI = 0200H, and AL = 5BH.
- (4 marks)

(b) Assume that register AX contains 5959H and determine AX after execution of the following instruction. Each instruction is completely independent.

- (i) NOT AX
- (ii) SUB AL, AH
- (iii) ROR AH, 4

(6 marks)

(c) Develop a program for 8086 microprocessor to store a series of **FIVE (5)** ascending data at memory location starting from DS:1010H. The ascending data need to be incremented by 3 each time, starting with the value of 1.

(10 marks)

Q4 (a) The data memory of PIC1684 is partitioned into multiple banks containing Special Function Register (SFR) and General Purpose Register (GPR). Differentiate **BOTH** memory registers.

(2 marks)

(b) Explain briefly the relationship between PORT registers and TRIS registers by using suitable diagram.

(4 marks)

(c) Given a PIC16F84A with crystal frequency of 4MHz, calculate the time taken to execute all instructions in DELAY subroutine below. Assume that the content in TIMECOUNT is F8H.

```

DELAY      MOVLW      TIMECOUNT
           MOVWF      COUNTLOW

DELAYLOOP  DECFSZ     COUNTLOW
           GOTO       DELAYLOOP
           RETURN
    
```

(6 marks)

(d) PIC16F84A is used to execute subroutine 1. If PIC clock input is 1MHz, calculate total delay to execute the subroutine. (Initial C=0).

```

subroutine
           MOVLW      10h
           MOVWF      20h
           MOVLW      .2
           MOVWF      30h
           MOVLW      .1
LOOP      RRF         20h
           SUBWF      30h
           BTFSS     STATUS,2
           GOTO      LOOP
           RETURN
    
```



(8 marks)

Q5 (a) For an 8-bit Analog to Digital Converter (ADC) with reference voltage $V_{ref} = 2.56$ V, calculate the followings. [Given: $D_{out} = \frac{V_{in} \times 255}{V_{ref}}$]

- (i) Digital output D_{out} if the analog input V_{in} is 2V.
- (ii) Analog input V_{in} if the digital output D_{out} is B'01010100'.

(4 marks)

(b) Asynchronous serial data communication is widely used for character-oriented transmission such as ASCII character. By using appropriate illustration, show how an ASCII character 'a' is framed and transferred. Given that the 'a' = 61h = b'01100001'.

(4 marks)

(c) Develop an assembly language programming for PIC16F877A to perform a running lights task based on the flowchart given in **Figure Q5(c)**. Assume the switch connection is ACTIVE HIGH.

(12 marks)

- END OF QUESTIONS -

TERBUKA

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018
COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME CODE : BNF
COURSE CODE : BNR 21703




Figure Q5(c)

TERBUKA


FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018 PROGRAMME CODE : BNF
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER COURSE CODE : BNR 21703

APPENDIX B: PIC16F877A REGISTER FILE MAP

Mnemonic, Operands	Description	Cycles	14-Bit Opcode		Status Affected	Notes
			MSb	LSb		
BYTE-ORIENTED FILE REGISTER OPERATIONS						
ADDWF	f, d Add W and f	1	00	0111 dfff ffff	C,DC,Z	1,2
ANDWF	f, d AND W with f	1	00	0101 dfff ffff	Z	1,2
CLRF	f Clear f	1	00	0001 lfff ffff	Z	2
CLRWF	- Clear W	1	00	0001 0xxx xxxx	Z	
COMF	f, d Complement f	1	00	1001 dfff ffff	Z	1,2
DECF	f, d Decrement f	1	00	0011 dfff ffff	Z	1,2
DECFSZ	f, d Decrement f, Skip if 0	1(2)	00	1011 dfff ffff		1,2,3
INCF	f, d Increment f	1	00	1010 dfff ffff	Z	1,2
INCFSSZ	f, d Increment f, Skip if 0	1(2)	00	1111 dfff ffff		1,2,3
IORWF	f, d Inclusive OR W with f	1	00	0100 dfff ffff	Z	1,2
MOVF	f, d Move f	1	00	1000 dfff ffff	Z	1,2
MOVWF	f Move W to f	1	00	0000 lfff ffff		
NOP	- No Operation	1	00	0000 0xx0 0000		
RLF	f, d Rotate Left f through Carry	1	00	1101 dfff ffff	C	1,2
RRF	f, d Rotate Right f through Carry	1	00	1100 dfff ffff	C	1,2
SUBWF	f, d Subtract W from f	1	00	0010 dfff ffff	C,DC,Z	1,2
SWAPF	f, d Swap nibbles in f	1	00	1110 dfff ffff		1,2
XORWF	f, d Exclusive OR W with f	1	00	0110 dfff ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS						
BCF	f, b Bit Clear f	1	01	00bb bfff ffff		1,2
BSF	f, b Bit Set f	1	01	01bb bfff ffff		1,2
BTFSC	f, b Bit Test f, Skip if Clear	1 (2)	01	10bb bfff ffff		3
BTFSS	f, b Bit Test f, Skip if Set	1 (2)	01	11bb bfff ffff		3
LITERAL AND CONTROL OPERATIONS						
ADDLW	k Add Literal and W	1	11	111x kkkk kkkk	C,DC,Z	
ANDLW	k AND Literal with W	1	11	1001 kkkk kkkk	Z	
CALL	k Call Subroutine	2	10	0kkk kkkk kkkk		
CLRWDT	- Clear Watchdog Timer	1	00	0000 0110 0100	$\overline{TO,PD}$	
GOTO	k Go to Address	2	10	1kkk kkkk kkkk		
IORLW	k Inclusive OR Literal with W	1	11	1000 kkkk kkkk	Z	
MOVLW	k Move Literal to W	1	11	00xx kkkk kkkk		
RETFIE	- Return from Interrupt	2	00	0000 0000 1001		
RETLW	k Return with Literal in W	2	11	01xx kkkk kkkk		
RETURN	- Return from Subroutine	2	00	0000 0000 1000		
SLEEP	- Go into Standby mode	1	00	0000 0110 0011	$\overline{TO,PD}$	
SUBLW	k Subtract W from Literal	1	11	110x kkkk kkkk	C,DC,Z	
XORLW	k Exclusive OR Literal with W	1	11	1010 kkkk kkkk	Z	

- Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.
- 3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.



FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018 PROGRAMME CODE : BNF
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER COURSE CODE : BNR 21703

APPENDIX C: PIC16F877A SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:	
Bank 0												
00h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	31, 150	
01h	TMR0	Timer0 Module Register								xxxx xxxx	55, 150	
02h ⁽³⁾	PCL	Program Counter (PC) Least Significant Byte								0000 0000	30, 150	
03h ⁽³⁾	STATUS	IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	22, 150	
04h ⁽³⁾	FSR	Indirect Data Memory Address Pointer								xxxx xxxx	31, 150	
05h	PORTA	—	—	PORTA Data Latch when written: PORTA pins when read							--0x 0000	43, 150
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxx	45, 150	
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								xxxx xxxx	47, 150	
08h ⁽⁴⁾	PORTD	PORTD Data Latch when written: PORTD pins when read								xxxx xxxx	48, 150	
09h ⁽⁴⁾	PORTE	—	—	—	—	—	RE2	RE1	RE0	---- -xxxx	49, 150	
0Ah ^(1,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	30, 150	
0Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150	
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	26, 150	
0Dh	PIR2	—	CMIF	—	EEIF	BCLIF	—	—	CCP2IF	-0-0 0--0	28, 150	
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	60, 150	
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	60, 150	
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	--00 0000	57, 150	
11h	TMR2	Timer2 Module Register								0000 0000	62, 150	
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	61, 150	
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	79, 150	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	82, 82, 150	
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)								xxxx xxxx	63, 150	
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)								xxxx xxxx	63, 150	
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	64, 150	
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	112, 150	
19h	TXREG	USART Transmit Data Register								0000 0000	118, 150	
1Ah	RCREG	USART Receive Data Register								0000 0000	118, 150	
1Bh	CCPR2L	Capture/Compare/PWM Register 2 (LSB)								xxxx xxxx	63, 150	
1Ch	CCPR2H	Capture/Compare/PWM Register 2 (MSB)								xxxx xxxx	63, 150	
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	64, 150	
1Eh	ADRESH	A/D Result Register High Byte								xxxx xxxx	133, 150	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	127, 150	

- Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.
 Shaded locations are unimplemented, read as '0'.
- Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
- 2:** Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
- 3:** These registers can be addressed from any bank.
- 4:** PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5:** Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

TERBUKA

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018
 COURSE NAME : MICROPROCESSOR AND
 MICROCONTROLLER

PROGRAMME CODE : BNF
 COURSE CODE : BNR 21703

APPENDIX D: PIC16F877A SPECIAL FUNCTION REGISTER SUMMARY (CONT.)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:		
Bank 1													
80h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	31, 150		
81h	OPTION_REG	RBP \bar{U}	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23, 150		
82h ⁽³⁾	PCL	Program Counter (PC) Least Significant Byte								0000 0000	30, 150		
83h ⁽³⁾	STATUS	IRP	RP1	RP0	$\bar{T}O$	$\bar{P}D$	Z	DC	C	0001 1xxxx	22, 150		
84h ⁽³⁾	FSR	Indirect Data Memory Address Pointer								xxxxx xxxxx	31, 150		
85h	TRISA	—	—	PORTA Data Direction Register								--11 1111	43, 150
86h	TRISB	PORTB Data Direction Register								1111 1111	45, 150		
87h	TRISC	PORTC Data Direction Register								1111 1111	47, 150		
88h ⁽⁴⁾	TRISD	PORTD Data Direction Register								1111 1111	48, 151		
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction bits				0000 -111	50, 151	
8Ah ^(1,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	30, 150		
8Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150		
8Ch	PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	25, 151		
8Dh	PIE2	—	CMIE	—	EEIE	BCLIE	—	—	CCP2IE	-0-0 0--0	27, 151		
8Eh	PCON	—	—	—	—	—	—	POR	BOR	---- --qq	29, 151		
8Fh	—	Unimplemented								—	—		
90h	—	Unimplemented								—	—		
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	83, 151		
92h	PR2	Timer2 Period Register								1111 1111	62, 151		
93h	SSPADDD	Synchronous Serial Port (I ² C mode) Address Register								0000 0000	79, 151		
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	79, 151		
95h	—	Unimplemented								—	—		
96h	—	Unimplemented								—	—		
97h	—	Unimplemented								—	—		
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	111, 151		
99h	SPBRG	Baud Rate Generator Register								0000 0000	113, 151		
9Ah	—	Unimplemented								—	—		
9Bh	—	Unimplemented								—	—		
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	135, 151		
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	141, 151		
9Eh	ADRESL	A/D Result Register Low Byte								xxxxx xxxxx	133, 151		
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00-- 0000	128, 151		

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.
 Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
- 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
- 3: These registers can be addressed from any bank.
- 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.



FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2017/2018 PROGRAMME CODE : BNF
 COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER COURSE CODE : BNR 21703

APPENDIX E: PIC16F877A SPECIAL FUNCTION REGISTER SUMMARY (CONT.)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:	
Bank 2												
100h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	31, 150
101h	TMR0	Timer0 Module Register									xxxx xxxx	55, 150
102h ⁽³⁾	PCL	Program Counter's (PC) Least Significant Byte									0000 0000	30, 150
103h ⁽³⁾	STATUS	IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	22, 150	
104h ⁽³⁾	FSR	Indirect Data Memory Address Pointer									xxxx xxxx	31, 150
105h	—	Unimplemented									—	—
106h	PORTB	PORTB Data Latch when written: PORTB pins when read									xxxx xxxx	45, 150
107h	—	Unimplemented									—	—
108h	—	Unimplemented									—	—
109h	—	Unimplemented									—	—
10Ah ^(1,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter						---0 0000	30, 150
10Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150	
10Ch	EEDATA	EEPROM Data Register Low Byte									xxxx xxxx	39, 151
10Dh	EEADR	EEPROM Address Register Low Byte									xxxx xxxx	39, 151
10Eh	EEDATH	—	—	EEPROM Data Register High Byte						--xx xxxx	39, 151	
10Fh	EEADRH	—	—	—	— ⁽⁵⁾	EEPROM Address Register High Byte				---- xxxx	39, 151	
Bank 3												
180h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	31, 150
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23, 150	
182h ⁽³⁾	PCL	Program Counter (PC) Least Significant Byte									0000 0000	30, 150
183h ⁽³⁾	STATUS	IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	22, 150	
184h ⁽³⁾	FSR	Indirect Data Memory Address Pointer									xxxx xxxx	31, 150
185h	—	Unimplemented									—	—
186h	TRISB	PORTB Data Direction Register									1111 1111	45, 150
187h	—	Unimplemented									—	—
188h	—	Unimplemented									—	—
189h	—	Unimplemented									—	—
18Ah ^(1,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter						---0 0000	30, 150
18Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150	
18Ch	EECON1	EEPGD	—	—	—	WRERR	WREN	WR	RD	x--- x000	34, 151	
18Dh	EECON2	EEPROM Control Register 2 (not a physical register)									---- ----	39, 151
18Eh	—	Reserved; maintain clear									0000 0000	—
18Fh	—	Reserved; maintain clear									0000 0000	—

Legend: x = unknown, u = unchanged, c = value depends on condition, - = unimplemented, read as '0', r = reserved.
 Shaded locations are unimplemented, read as '0'.

