



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION SEMESTER II SESSION 2016/2017

COURSE NAME

MICROCONTROLLER

APPLICATION

COURSE CODE

BND 20203

PROGRAMME CODE :

BND

EXAMINATION DATE :

JUNE 2017

DURATION

2 HOURS 30 MINUTES

INSTRUCTION

ANSWER ALL QUESTIONS

THIS QUESTION PAPER CONSISTS OF FIFTEEN (15) PAGES

CONFIDENTIAL



Q1 (a) List FOUR(4) interrupt sources in PIC18F4550.

(4 marks)

(b) Given the clock input for the PIC18F4550 is 4 MHz. Calculate the value to be loaded into TMR0 registers <TMR0H:TMR0L> based on 16 bit timer configuration and suggest the prescale value to be used for the TMR0 overflow every 1024 μ s.

(8 marks)

(c) Suggest and explain the value of INTCON register if the specifications are as in Question 1(b).

(4 marks)

(d) If the PIC 18F4550 is connected to a LED as shown in **Figure Q1(d)**. Write a simple program to blink the LED every 1024 μs using specifications as in **Question 1(b)**. (7 marks)

(e) Explain the advantage of using TMR0 overflow interrupt as compared to the polling on T0IF flag method.

(2 marks)

- **Q2 Figure Q2** shows a simple application using PIC 18F4550 to read two analogs input via RA0 and RA1 pins. There are two LEDs connected to RB0 and RB1 respectively. RB2 is connected to another output called output 1. The PIC is clocked at 8MHz.
 - (a) Determine and explain the initialization value of ADCON0 to implement the circuit in **Figure Q2**. Suggest the best value for ADCON1 and ADCON2.

(5 marks)

(b) Write a sequence of C code to initialize the ADC with left-justified output.

(5 marks)

(c) Write a simple C code that read analog input from RA0 and transfer ADRESH output into LATC. Then read from RA1 and transfer ADRESH into LATD. (Hint: Make sure ADC configuration registers are set properly)

(6 marks)

(d) Referring to **Figure Q2**, write a simple C program to light the LED1 when the analog value of RA0 is greater than RA1 and light the LED2 when the analog value of RA1 is greater than RA0.

(9 marks)

CONFIDENTIAL

BND20203



Q3 (a) List **THREE** (3) factors that may affect the speed of a motor.

(3 marks)

(b) Find a suitable value for PR2 and the prescaler needed to get 4.88 kHz PWM frequency. Assume XTAL = 20 MHz.

(4 marks)

(c) Construct a code for creating square wave of 30% duty cycle on the PORTB bit 0. Timer2 is used to generate the time delay and the PWM frequency is 4.88 kHz.

14 marks)

(d) Explain how 30% duty cycle of 4.88 kHz PWM frequency will be represented in CCPR1L and CCP1CON register.

(4 marks)

- Q4 (a) The PIC18 transfers and receives data serially at many different baud rates. The baud rate is reprogrammable with the 8-bit register called SPBRG.
 - (i) For XTAL = 10 MHz, calculate the SPBRG value (in both decimal and hex) for baud rates 9600.

(3 marks)

(ii) Investigate the SPBRG value (in both decimal and hex) for **Question 4(a)(i)**. Given that the value of BRGH bit of TXSTA register is HIGH.

(3 marks)

(iii) Calculate the baud rate error for Question 4(a)(i).

(3 marks)

(b) Create a C program based on the following statement:

"PIC18 gets data from PORTD and send it to TXREG continuously while incoming data from the serial port is sent to PORTB. Assume that XTAL = 10 MHz and the baud rate is 9600"

(16 marks)

- END OF QUESTIONS -



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE


: BND

COURSE NAME

: MICROCONTROLLER APPLICATION

COURSE CODE

: BND20203



4



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION




FIGURE Q2



SEMESTER / SESSION : SEM II / 2016/2017 PROGRAMME CODE : BND COURSE NAME : MICROCONTROLLER COURSE CODE : BND20203 APPLICATION

APPENDIX I: SPECIAL FUNCTION REGISTER (SFR)

| Address | Name | Address | Name | Address | Name | Address | Name | Address | Name |
|---------|-----------------------|---------|-------------------------|---------|-----------------------|---------|----------------------|---------|-----------------------|
| FFFh | TOSU | FDFh | INDF2 ⁽¹⁾ | FBFh | CCPR1H | F9Fh | IPR1 | F7Fh | UEP15 |
| FFEh | TOSH | FDEh | POSTINC2 ⁽¹⁾ | FBEh | CCPR1L | F9Eh | PIR1 | F7Eh | UEP14 |
| FFDh | TOSL | FDDh | POSTDEC2(1) | FBDh | CCP1CON | F9Dh | PIE1 | F7Dh | UEP13 |
| FFCh | STKPTR | FDCh | PREINC2 ⁽¹⁾ | FBCh | CCPR2H | F9Ch | (2) | F7Ch | UEP12 |
| FFBh | PCLATU | FDBh | PLUSW2 ⁽¹⁾ | FBBh | CCPR2L | F9Bh | OSCTUNE | F7Bh | UEP11 |
| FFAh | PCLATH | FDAh | FSR2H | FBAh | CCP2CON | F9Ah | (2) | F7Ah | UEP10 |
| FF9h | PCL | FD9h | FSR2L | FB9h | (2) | F99h | (2) | F79h | UEP9 |
| FF8h | TBLPTRU | FD8h | STATUS | FB8h | BAUDCON | F98h | (2) | F78h | UEP8 |
| FF7h | TBLPTRH | FD7h | TMR0H | FB7h | ECCP1DEL | F97h | (2) | F77h | UEP7 |
| FF6h | TBLPTRL | FD6h | TMR0L | FB6h | ECCP1AS | F96h | TRISE(3) | F76h | UEP6 |
| FF5h | TABLAT | FD5h | T0CON | FB5h | CVRCON | F95h | TRISD(3) | F75h | UEP5 |
| FF4h | PRODH | FD4h | (2) | FB4h | CMCON | F94h | TRISC | F74h | UEP4 |
| FF3h | PRODL | FD3h | OSCCON | FB3h | TMR3H | F93h | TRISB | F73h | UEP3 |
| FF2h | INTCON | FD2h | HLVDCON | FB2h | TMR3L | F92h | TRISA | F72h | UEP2 |
| FF1h | INTCON2 | FD1h | WDTCON | FB1h | T3CON | F91h | (2) | F71h | UEP1 |
| FF0h | INTCON3 | FD0h | RCON | FB0h | SPBRGH | F90h | (2) | F70h | UEP0 |
| FEFh | INDF0 ⁽¹⁾ | FCFh | TMR1H | FAFh | SPBRG | F8Fh | (2) | F6Fh | UCFG |
| FEEh | POSTINCO(1) | FCEh | TMR1L | FAEh | RCREG | F8Eh | (2) | F6Eh | UADDR |
| FEDh | POSTDECO(1) | FCDh | T1CON | FADh | TXREG | F8Dh | LATE ⁽³⁾ | F6Dh | UCON |
| FECh | PREINCO(1) | FCCh | TMR2 | FACh | TXSTA | F8Ch | LATD(3) | F6Ch | USTAT |
| FEBh | PLUSW0 ⁽¹⁾ | FCBh | PR2 | FABh | RCSTA | F8Bh | LATC | F6Bh | UEIE |
| FEAh | FSR0H | FCAh | T2CON | FAAh | (2) | F8Ah | LATB | F6Ah | UEIR |
| FE9h | FSR0L | FC9h | SSPBUF | FA9h | EEADR | F89h | LATA | F69h | UIE |
| FE8h | WREG | FC8h | SSPADD | FA8h | EEDATA | F88h | (2) | F68h | UIR |
| FE7h | INDF1 ⁽¹⁾ | FC7h | SSPSTAT | FA7h | EECON2 ⁽¹⁾ | F87h | (2) | F67h | UFRMH |
| FE6h | POSTINC1(1) | FC6h | SSPCON1 | FA6h | EECON1 | F86h | _(2) | F66h | UFRML |
| FE5h | POSTDEC1(1) | FC5h | SSPCON2 | FA5h | (2) | F85h | (2) | F65h | SPPCON ⁽³⁾ |
| FE4h | PREINC1(1) | FC4h | ADRESH | FA4h | (2) | F84h | PORTE | F64h | SPPEPS(3) |
| FE3h | PLUSW1 ⁽¹⁾ | FC3h | ADRESL | FA3h | (2) | F83h | PORTD ⁽³⁾ | F63h | SPPCFG ⁽³⁾ |
| FE2h | FSR1H | FC2h | ADCON0 | FA2h | IPR2 | F82h | PORTC | F62h | SPPDATA(3) |
| FE1h | FSR1L | FC1h | ADCON1 | FA1h | PIR2 | F81h | PORTB | F61h | (2) |
| FE0h | BSR | FC0h | ADCON2 | FA0h | PIE2 | F80h | PORTA | F60h | (2) |



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

U = Unimplemented bit, read as '0'

: BND

COURSE NAME

Legend:

R = Readable bit

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION

W = Writable bit

APPENDIX II: INTERRUPT CONTROL REGISTER (INTCON)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|----------|-----------|--------|--------|-------|--------|--------|---------------------|
| GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INTOIF | RBIF ⁽¹⁾ |
| bit 7 | 4 | | | | | | bit 0 |

| -n = Value at | POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
|---------------|--|---|---|--------------------|
| bit 7 | When IPEN = | II unmasked interrupts | | |
| | 0 = Disables a | II high-priority interrup all interrupts | | |
| bit 6 | When IPEN = 1 = Enables a 0 = Disables a When IPEN = 1 = Enables a | II unmasked periphera all peripheral interrupts 1: | al interrupts s al interrupts (if GIE/GIEH = 1) | |
| bit 5 | 1 = Enables th | R0 Overflow Interrupt I ne TMR0 overflow into the TMR0 overflow into | errupt | |
| bit 4 | 1 = Enables th | External Interrupt Ena ne INT0 external inter he INT0 external inter | rupt | |
| bit 3 | 1 = Enables th | t Change Interrupt En ne RB port change into he RB port change into | errupt | |
| bit 2 | 1 = TMR0 reg | R0 Overflow Interrupt F ister has overflowed (ister did not overflow | Flag bit must be cleared in software) | |
| bit 1 | INTOIF: INTO 1 = The INTO | External Interrupt Flag | urred (must be cleared in softwa | are) |
| bit 0 | RBIF: RB Por | t Change Interrupt Fla | | ed in software) |

0 = None of the RB7:RB4 pins have changed state



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION

APPENDIX III: TIMERO CONTROL REGISTER (TOCON)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|--------|--------|-------|-------|-------|-------|-------|-------|
| TMR00N | T08BIT | T0CS | T0SE | PSA | T0PS2 | T0PS1 | T0PS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7 TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0 bit 6 T08BIT: Timer0 8-Bit/16-Bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter bit 5 TOCS: Timer0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO) T0SE: Timer0 Source Edge Select bit bit 4 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin bit 3 PSA: Timer0 Prescaler Assignment bit 1 = Tlmer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler. 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output. bit 2-0 T0PS2:T0PS0: Timer0 Prescaler Select bits 111 = 1:256 Prescale value 110 = 1:128 Prescale value 101 = 1:64 Prescale value 100 = 1:32 Prescale value 011 = 1:16 Prescale value 010 = 1:8 Prescale value 001 = 1:4 Prescale value 000 = 1:2 Prescale value

CONFIDENTIAL

BND20203



FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION

APPENDIX IV: A/D CONTROL REGISTER 0 (ADCON0)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|---------|-------|
| | | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-6

Unimplemented: Read as '0'

bit 5-2

CHS3:CHS0: Analog Channel Select bits

0000 = Channel 0 (AN0)

0001 = Channel 1 (AN1)

0010 = Channel 2 (AN2)

0011 = Channel 3 (AN3)

0100 = Channel 4 (AN4)

0101 = Channel 5 (AN5)(1,2)

0110 = Channel 6 (AN6)(1,2)

0111 = Channel 7 (AN7)(1,2)

1000 = Channel 8 (AN8)

1001 = Channel 9 (AN9)

1010 = Channel 10 (AN10)

1011 = Channel 11 (AN11)

1100 = Channel 12 (AN12)

1101 = Unimplemented(2) 1110 = Unimplemented(2)

1111 = Unimplemented(2)

bit 1

GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0

ADON: A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION

APPENDIX V: A/D CONTROL REGISTER 1 (ADCON1)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 ⁽¹⁾ | R/W ⁽¹⁾ | R/W ⁽¹⁾ | R/W ⁽¹⁾ |
|-------|-----|-------|-------|----------------------|--------------------|--------------------|--------------------|
| = | | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | * | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-6

Unimplemented: Read as '0'

bit 5

VCFG1: Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2)

0 = Vss

bit 4

VCFG0: Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

0 = VDD

bit 3-0

PCFG3:PCFG0: A/D Port Configuration Control bits:

| PCFG3: PCFG0 | AN12 | AN11 | AN10 | AN9 | AN8 | AN7(2) | AN6(2) | AN5(2) | AN4 | AN3 | AN2 | AN1 | ANO |
|-----------------|------|------|------|-----|-----|--------|--------|--------|-----|-----|-----|-----|-----|
| 0000(1) | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0001 | Α | Α | Α | Α | Α | Α | Α | Α | . A | Α | Α | Α | Α |
| 0010 | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0011 | D | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0100 | D | D | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0101 | D | D | D | Α | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0110 | D | D | D | D | Α | Α | Α | Α | Α | Α | Α | Α | Α |
| 0111(1) | D | D | D | D | D | Α | Α | Α | Α | Α | Α | Α | Α |
| 1000 | D | D | D | D | D | D | Α | Α | Α | Α | Α | Α | Α |
| 1001 | D | D | D | D | D | D | D | Α | Α | Α | Α | Α | Α |
| 1010 | D | D | D | D | D | D | D | D | Α | Α | Α | Α | Α |
| 1011 | D | D | D | D | D | D | D | D | D | Α | Α | Α | Α |
| 1100 | D | D | D | D | D | D | D | D | D | D | Α | Α | Α |
| 1101 | D | D | D | D | D | D | D | D | D | D | D | Α | Α |
| 1110 | D | D | D | D | D | D | D | D | D | D | D | D | Α |
| 1111 | D | D | D | D | D | D | D | D | D | D | D | D | D |

A = Analog input

D = Digital I/O

BND20203



FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER APPLICATION

COURSE CODE

: BND20203

APPENDIX VI : A/D CONTROL REGISTER 2 (ADCON2)

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------------|-------|-------|-------|-------|-------|-------|
| ADFM | | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7

ADFM: A/D Result Format Select bit

1 = Right justified

0 = Left justified

bit 6

Unimplemented: Read as '0'

bit 5-3

ACQT2:ACQT0: A/D Acquisition Time Select bits

111 = 20 TAD

110 = 16 TAD

101 = 12 TAD

100 = 8 TAD

011 = 6 TAD

010 = 4 TAD

001 = 2 TAD

 $000 = 0 \text{ TaD}^{(1)}$

bit 2-0

ADCS2:ADCS0: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)(1)

110 = Fosc/64

101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)(1)

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE : BND

COURSE NAME

: MICROCONTROLLER APPLICATION

COURSE CODE

: BND20203

APPENDIX VII: ECCP CONTROL REGISTER (CCP1CON)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|--------|--------|--------|--------|
| P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

11 = Unimplemented bit read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-6

P1M1:P1M0: Enhanced PWM Output Configuration bits

If CCP1M3:CCP1M2 = 00, 01, 10;

223 = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins

If CCP1M3:CCP1M2 = 11;

00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins

01 = Full-bridge output forward: P1D modulated: P1A active: P1B, P1C inactive

10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive

hit 5-4

DC1B1:DC1B0: PWM Duty Cycle Bit 1 and Bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found

bit 3-0

CCP1M3:CCP1M0: Enhanced CCP Mode Select bits

0000 = Capture/Compare/PWM off (resets ECCP module)

00003 = Reserved

0010 = Compare mode, toggle output on match

0011 = Capture mode

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge

1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF)

1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1!F)

1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state

1011 = Compare mode, trigger special event (CCP1 resets TMR1 or TMR3, sets CCP1IF bit) 1100 = PWM mode: P1A, P1C active-high; P1B, P1D active-high

1101 = PWM mode: P1A, P1C active-high; P1B, P1D active-low

1110 = PWM mode: P1A, P1C active-low; P1B, P1D active-high

1111 = PWM mode: P1A, P1C active-low; P1B, P1D active-low



SEMESTER / SESSION

: SEM II / 2016/2017

ER COURSE CODE

PROGRAMME CODE

: BND

COURSE NAME : MICROCONTROLLER APPLICATION

: BND20203

APPENDIX VIII: TRANSMIT STATUS AND CONTROL REGISTER (TXSTA)

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|----------|-------|-------|-------|-------|-------|-------|
| ADFM | <u> </u> | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7

ADFM: A/D Result Format Select bit

1 = Right justified

0 = Left justified

bit 6

Unimplemented: Read as '0'

bit 5-3

ACQT2:ACQT0: A/D Acquisition Time Select bits

111 = 20 TAD

110 = 16 TAD

101 = 12 TAD

100 = 8 TAD

011 = 6 TAD 010 = 4 TAD

010 = 4 TAD

001 = 2 TAD $000 = 0 \text{ TAD}^{(1)}$

bit 2-0

ADCS2:ADCS0: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)(1)

110 = Fosc/64

101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)(1)

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2



SEMESTER / SESSION

: SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION

APPENDIX IX: RECEIVE STATUS AND CONTROL REGISTER (RCSTA)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-x |
|-------|-------|-------|-------|-------|------|------|-------|
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D |
| bit 7 | - | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set

'0' = Bit is cleared x = Bit is unknown

bit 7

SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6

RX9: 9-Bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5

SREN: Single Receive Enable bit

Asynchronous mode:

Don't care.

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care.

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode: 1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 8-bit (RX9 = 0):

Don't care.

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)

0 = No framing error

bit 1 OERR: Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.



SEMESTER / SESSION : SEM II / 2016/2017

PROGRAMME CODE

: BND

COURSE NAME

: MICROCONTROLLER

COURSE CODE

: BND20203

APPLICATION

APPENDIX X : BAUD RATE CONTROL REGISTER (BAUDCON)

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|-------|-------|
| ADFM | _ | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7

ADFM: A/D Result Format Select bit

1 = Right justified

0 = Left justified

bit 6

Unimplemented: Read as '0'

bit 5-3

ACQT2:ACQT0: A/D Acquisition Time Select bits

111 = 20 TAD

110 = 16 TAD

101 = 12 TAD

100 = 8 TAD

011 = 6 TAD

010 = 4 TAD

001 = 2 TAD

 $000 = 0 \text{ TAD}^{(1)}$

bit 2-0

ADCS2:ADCS0: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)(1)

110 = Fosc/64

101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)(1)

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2