



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER II
SESSION 2014/2015**

COURSE NAME : MICROPROCESSOR AND
MICROCONTROLLER

COURSE CODE : BNR 21703

PROGRAMME : 2 BNF

EXAMINATION DATE : JUNE 2015/JULY 2015

DURATION : 3 HOURS

INSTRUCTION : ANSWER ALL QUESTIONS

THIS QUESTION PAPER CONSISTS OF **EIGHT (8)** PAGES

Universiti Tun Hussein Onn Malaysia
Jalan Sultan Hassanudin, 80100 Johor Bahru, Johor Darul Ta'lim, Malaysia
Tel: 071-2235000 Fax: 071-2235001

Q1 (a) Draw the Central Processing Unit (CPU) of PIC16F877A that shows the literal value and working register are being fed into Arithmetic Logic Unit (ALU).

(5 marks)

(b) In a microcontroller there are 8 data buses, 14 address buses and 4 control buses connected between Central Processing Unit (CPU) and Memory.

- (i) What is the maximum value of the data can be process at a time?
- (ii) What type of bus will determine the memory size of the microcontroller?
- (ii) Calculate the memory size for this microcontroller?
- (iii) If the first address in memory is 5000H, what is the last address?

(8 marks)

(c) Develop an assembly language programming for PIC16F877A to perform the task based on flow chart in **FIGURE Q1 (c)**. Assume the switch connection is active low.

(12 marks)

Q2 (a) Find a suitable value for PR2 and the prescaler needed to get the following PWM Frequencies. Assume XTAL = 20MHz.

- (i) 1.22kHz
- (ii) 4.88kHz
- (iii) 78.125kHz

(6 marks)

(b) Construct a code for creating square wave of 30% duty cycle on the PORTB bit 0. Timer2 is used to generate the time delay and the PWM frequency is 4.88kHz.

(14 marks)

(c) Explain how 30% duty cycle of 4.88 kHz PWM frequency will be represented in CCP1L and CCP1CON register.

(5 marks)

Q3 (a) What are the functions of IP and FLAG registers?

(2 marks)

(b) What are the four main control signals in a microprocessor-based system and what are their functions?

(4 marks)

(c) Explain the instructions below:

- (i) LDS
- (ii) PUSHF
- (iii) TEST
- (iv) CLD

(8 marks)

(d) Answer this question assuming that the different parts are completely independent. For each part assume that AX contains 5F9C to start with and determine AX after executing the instruction.

- (i) CMP AX, BX
- (ii) NOT AX
- (iii) SUB AL, AH
- (iv) ROR AH, 3
- (v) SAL AL, 4
- (vi) MOVSX AX, AL

(11 marks)

- Q4** (a) What is stack? Explain the use and operation of stack and stack pointer?
(5 marks)
- (b) The 2's complement signed data contents of AL equal -1 and the contents of CL are -2. What result is produced in AX by executing the following instructions:
(i) MUL CL
(ii) IMUL CL
(5 marks)
- (c) The memory of 8086 microprocessor is divided into 4 segment registers. Explain these registers:
(i) CS
(ii) SS
(iii) DS
(iv) ES
(8 marks)
- (d) Create a program for 8086 microprocessor to square a number store in n1 (byte size) and the result of this calculation will be store in n2 (word size).
(7 marks)

FINAL EXAMINATION

SEMESTER / SESSION : SEM 2 / 2014/2015 PROGRAMME : 2 BNF
COURSE : MICROP AND MICROC COURSE CODE : BNR21703




FIGURE Q1 (c)

08400 Port Raja Raja Forest, Jorah
Universiti Teknologi Malaysia
Johor Bahru, Johor Darul Ta'zim

FINAL EXAMINATION

SEMESTER / SESSION : SEM 2 / 2014/2015 PROGRAMME : 2 BNF
 COURSE : MICROP AND MICROC COURSE CODE : BNR21703

APPENDIX I : PIC16F877A Instruction Set

Mnemonic, Operands	Description	Cycles	14-Bit Opcode		Status Affected	Notes	
			MSb	LSb			
BYTE-ORIENTED FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111 dfff ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101 dfff ffff	Z	1,2
CLRF	f	Clear f	1	00	0001 lfff ffff	Z	2
CLRWF	-	Clear W	1	00	0001 0xxx xxxx	Z	
COMF	f, d	Complement f	1	00	1001 dfff ffff	Z	1,2
DECWF	f, d	Decrement f	1	00	0011 dfff ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011 dfff ffff		1,2,3
INCF	f, d	Increment f	1	00	1010 dfff ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111 dfff ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100 dfff ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000 dfff ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000 lfff ffff		
NOP	-	No Operation	1	00	0000 0xx0 0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101 dfff ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100 dfff ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010 dfff ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110 dfff ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110 dfff ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb bfff ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb bfff ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1(2)	01	10bb bfff ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1(2)	01	11bb bfff ffff		3
LITERAL AND CONTROL OPERATIONS							
ADDLW	k	Add Literal and W	1	11	111x kkkk kkkk	C,DC,Z	
ANDLW	k	AND Literal with W	1	11	1001 kkkk kkkk	Z	
CALL	k	Call Subroutine	2	10	0kkk kkkk kkkk		
CLRWDTC	-	Clear Watchdog Timer	1	00	0000 0110 0100	\overline{TO}, PD	
GOTO	k	Go to Address	2	10	1kkk kkkk kkkk		
IORLW	k	Inclusive OR Literal with W	1	11	1000 kkkk kkkk	Z	
MOVLW	k	Move Literal to W	1	11	00xx kkkk kkkk		
RETFIE	-	Return from Interrupt	2	00	0000 0000 1001		
RETLW	k	Return with Literal in W	2	11	01xx kkkk kkkk		
RETURN	-	Return from Subroutine	2	00	0000 0000 1000		
SLEEP	-	Go into Standby mode	1	00	0000 0110 0011	\overline{TO}, PD	
SUBLW	k	Subtract W from Literal	1	11	110x kkkk kkkk	C,DC,Z	
XORLW	k	Exclusive OR Literal with W	1	11	1010 kkkk kkkk	Z	

FINAL EXAMINATION

SEMESTER / SESSION : SEM 2 / 2014/2015 PROGRAMME : 2 BNF
 COURSE : MICROP AND MICROC COURSE CODE : BNR21703

APPENDIX II : Special Function Register Summary (Bank 0)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:	
Bank 0												
00h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	31, 150	
01h	TMR0	Timer0 Module Register								xxxx xxxxx	55, 150	
02h ⁽³⁾	PCL	Program Counter (PC) Least Significant Byte								0000 0000	30, 150	
03h ⁽³⁾	STATUS	IRP	RP1	RP0	\overline{TO}	\overline{PD}	Z	DC	C	0001 1xxxx	22, 150	
04h ⁽³⁾	FSR	Indirect Data Memory Address Pointer								xxxx xxxxx	31, 150	
05h	PORTA	—	—	PORTA Data Latch when written: PORTA pins when read						--0x 0000	43, 150	
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxxx	45, 150	
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								xxxx xxxxx	47, 150	
08h ⁽⁴⁾	PORTD	PORTD Data Latch when written: PORTD pins when read								xxxx xxxxx	48, 150	
09h ⁽⁴⁾	PORTE	—	—	—	—	—	RE2	RE1	RE0	---- -xxxx	49, 150	
0Ah ^(1,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter						---0 0000	30, 150
0Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150	
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	26, 150	
0Dh	PIR2	—	CMIF	—	EEIF	BCLIF	—	—	CCP2IF	-0-0 0--0	28, 150	
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxxx	60, 150	
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxxx	60, 150	
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	$\overline{T1SYNC}$	TMR1CS	TMR1ON	--00 0000	57, 150	
11h	TMR2	Timer2 Module Register								0000 0000	62, 150	
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	61, 150	
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxxx	79, 150	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	82, 82, 150	
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)								xxxx xxxxx	63, 150	
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)								xxxx xxxxx	63, 150	
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	64, 150	
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	112, 150	
19h	TXREG	USART Transmit Data Register								0000 0000	118, 150	
1Ah	RCREG	USART Receive Data Register								0000 0000	118, 150	
1Bh	CCPR2L	Capture/Compare/PWM Register 2 (LSB)								xxxx xxxxx	63, 150	
1Ch	CCPR2H	Capture/Compare/PWM Register 2 (MSB)								xxxx xxxxx	63, 150	
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	64, 150	
1Eh	ADRESH	A/D Result Register High Byte								xxxx xxxxx	133, 150	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	127, 150	

FINAL EXAMINATION

SEMESTER / SESSION : SEM 2 / 2014/2015 PROGRAMME : 2 BNF
 COURSE : MICROP AND MICROC COURSE CODE : BNR21703

APPENDIX III : Special Function Register Summary (Bank 1)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:	
Bank 1												
80h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	31, 150	
81h	OPTION_REG	RBPV	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	23, 150	
82h ⁽³⁾	PCL	Program Counter (PC) Least Significant Byte								0000 0000	30, 150	
83h ⁽³⁾	STATUS	IRP	RP1	RP0	T0	PD	Z	DC	C	0001 1xxxx	22, 150	
84h ⁽³⁾	FSR	Indirect Data Memory Address Pointer								xxxx xxxx	31, 150	
85h	TRISA	—	—	PORTA Data Direction Register					--11 1111	43, 150		
86h	TRISB	PORTB Data Direction Register								1111 1111	45, 150	
87h	TRISC	PORTC Data Direction Register								1111 1111	47, 150	
88h ⁽⁴⁾	TRISD	PORTD Data Direction Register								1111 1111	48, 151	
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction bits			0000 -111	50, 151	
8Ah ^(1,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter						---0 0000	30, 150
8Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150	
8Ch	PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	25, 151	
8Dh	PIE2	—	CMIE	—	EEIE	BCLIE	—	—	CCP2IE	-0-0 0--0	27, 151	
8Eh	PCON	—	—	—	—	—	—	POR	BOR	---- --qq	29, 151	
8Fh	—	Unimplemented								—	—	
90h	—	Unimplemented								—	—	
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	83, 151	
92h	PR2	Timer2 Period Register								1111 1111	62, 151	
93h	SSPAD	Synchronous Serial Port (I ² C mode) Address Register								0000 0000	79, 151	
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	79, 151	
95h	—	Unimplemented								—	—	
96h	—	Unimplemented								—	—	
97h	—	Unimplemented								—	—	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	111, 151	
99h	SPBRG	Baud Rate Generator Register								0000 0000	113, 151	
9Ah	—	Unimplemented								—	—	
9Bh	—	Unimplemented								—	—	
9Ch	CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	135, 151	
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	141, 151	
9Eh	ADRESL	A/D Result Register Low Byte								xxxx xxxx	133, 151	
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00-- 0000	128, 151	

- END OF QUESTION -