

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION SEMESTER I SESSION 2016/2017

TERBUKA

COURSE NAME :

MICROPROCESSOR AND

MICROCONTROLLER

COURSE CODE

BEC 30403

PROGRAMME CODE

: BEJ

:

EXAMINATION DATE

: DECEMBER 2016 / JANUARY 2017

DURATION

2 HOURS 30 MINUTES

INSTRUCTION

ANSWER ALL QUESTIONS

THIS QUESTION PAPER CONSISTS OF TWENTY FOUR (24) PAGES

BEC 30403

Q1 (a) Explain the advantages of macro compare to subroutine.

(3 marks)

(b) What will happen when PIC16F877A executes the following instructions without selecting BANK1? Explain your answer.

MOVLW D'100' MOVWF TRISA

(5 marks)

(c) Determine the content of Working Register, W and each file register after PIC16F84A executes each line of instruction below? Given the initial values of each register are W = 0x5, 1Ch = 0x11, 1Dh = 0xCA, and 1Eh = 0x55. Show the value for each register after each instruction is executed.

Routine1	
WIVOM	0x80
ADDWF	1Ch
MOVLW	0×40
IORWF	1Ch
MOVF	1Ch, W
MOVWF	1Dh
INCF	1Dh
MOVF	1Dh,W
RETURN	

(17 marks)

- Q2 (a) Interrupt is a very useful mechanism for every microcontroller.
 - (i) Explain the process of interrupt in PIC16F877A microcontroller.

(5 marks)

(ii) Write a sequence of instructions to initialize the interrupt on RB0. The interrupt must be detected on every rising edge of the signal applying to RB0.

(5 marks)

(iii) Explain why the programmer must clear the interrupt flag bit after every interrupt occurred.

(2 marks)

(b) TMR0 is an 8-bit free run timer of PIC16F877A. Determine the value of OPTION_REG register if the TMR0 is used as a timer mode. Given the clock speed for the microcontroller is 4MHz and prescaler to be used is dividing by 32.

(3 marks)

- (c) For the signal shown in Figure Q2(c),
 - (i) Determine the value of *T*, for serial communication with transmission rate of 9600 baud. The system used one start bit, one stop bit and no parity bit. What are the maximum characters that can be sent in one second?

(3 marks)



BEC 30403

(ii) Name the registers (including their addresses) in PIC16F877A that need to be initialized in order to send the data via RS323 standard. Furthermore, suggest and explain the values in the given registers. Given clock frequency = 8 MHz.

(7 marks)

- Q3 (a) The A/D converter has one 10-bit output, determine the resolution per bit and calculate the equivalent digital value of the output for the input voltage given below (reference voltage, *Vref* = 5V):
 - (i) 1 V
 - (ii) 1.25 V
 - (iii) 3.45 V

(4 marks)

- (b) Write a sequence of instructions to initialize the analog to digital (A/D) converter in PIC16F877A for the following specifications:
 - The PIC is clocked at 4 MHz
 - A/D clock is F_{osc}/8
 - Analog input is on RA0
 - 8-bit conversion (left justified)

(6 marks)

(c) Figure Q3(c) shows a temperature control system using PIC16F877A microcontroller. A temperature sensor is used to send the temperature in analog and to provide feedback to the microcontroller. Based on this feedback, the microcontroller controls the heater and the cooler in order to achieve the desired temperature in the plant.

Assume that the desired temperature is between 20°C and 30°C and the value in digital for 20°C is decimal 20 and 30°C is decimal 30.

From the statement above, answer the questions below:

- (i) Sketch the microcontroller circuit for the system and label the input and output port that you want to use in the system if:
 - The system used one analog channel
 - The input for the driver is four bits
 - Temperature sensor used is LM35

Your circuit should include:

- Reset circuit
- Clock circuit
- Connection between sensor and PIC
- Connection between PIC and driver

(6 marks)

(ii) Construct the flowchart for the program based on the diagram in O3(c)(i).



BEC 30403

Q4 (a) Describe three advance features found in the Intel 8086 Processor.

(3 marks)

- (b) An offset is required to map to physical address location 002C3h.
 - (i) Determine the offset value if the corresponding Code Segment register is 002Ah.

(3 marks)

(ii) Illustrate your answer in Q4(b)(i) using a diagram.

(4 marks)

(c) Intel 8086 microprocessor has eight types of addressing modes (Immediate, Direct, Register, Register Indirect, Indexed, Register Relative, Based Indexed, and Relative Based Indexed). Based on **Figure Q4(c)**, complete items (1) to (12) in **Table Q4(c)**. Assume all the instructions are executed in sequence from (i) to (iv).

(10 marks)

(d) As a software engineer, you are assigned to do the checking for data corrupted in a system. Assume that there are 4 bytes of hexadecimal data: 25H, 62H, 3FH and 52H. Perform the checksum operation to ensure data integrity in the given system.

(5 marks)

- END OF QUESTIONS -



BEC 30403 **FINAL EXAMINATION** PROGRAMME : BEJ COURSE CODE : BEC 30403 SEMESTER / SESSION : SEM I / 2016/2017 COURSE : MICROPROCESSOR AND MICROCONTROLLER Free line Free line Start bit 1 Stop 0 1 1 T Data character Figure Q2(c) cooler [heater - - sensor Driver PIC16F877A Figure Q3(c)



SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

8086 0000 IP

> 0100 CS 0200 DS 0100 SS

15DA ΑX 0005 BX BACA \propto 7C41 DX

0002 SP BP 0045 0008 SI 0002 DI

Address	Memory Content
01000	88
01001	AB
01002	9B
01003	DA
01004	C5
01005	6E
01006	04
01007	33
~	-
02000	10
02001	34
02002	AB
02003	15
02004	CD
02005	EF
02006	BC
02007	56
20008	3E
02009	97
0200A	12
0200B	68
0200C	44
0200D	93
0200E	CF

0200F

Figures Q4(c)



2A

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

Table Q4(c)

	Instruction	Types of Addressing Mode	Physical address (show the calculation)	New content of register or memory:
(i)	MOV CX, [BX]	(1)	(5)	(9)
(ii)	MOV [0AH], BX	(2)	(6)	(10)
(iii)	MOV AX, 2H [SP]	(3)	(7)	(11)
(iv)	MOV DX,03h[BX][DI]	(4)	(8)	(12)

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

PIC16F876A/877A REGISTER FILE MAP

	File Address		File Address		File Address		File Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr. (*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	+
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General Purpose	117h	General	197h
RCSTA	18h	TXSTA	98h	Register	118h	Purpose Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh	17 EA	9Bh		11Bh		19Bh
CCPR2H	1Ch	CMCON	9Ch		11Ch		19Ch
CCP2CON	1Dh	CVRCON	9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General		General	
General		Purpose	7	Purpose		Purpose	
Purpose		Register		Register		Register	
Register		80 Bytes		80 Bytes		80 Bytes	
96 Bytes			EFh	1	16Fh		1EFh
	Ī	accesses	F0h	accesses	170h	accesses	1F0h
		70h-7Fh		70h-7Fh		70h - 7Fh	
Bank 0	7Fh I	Pank 1	FFh I		17Fh	Donk 2	1FFh
Bank U		Bank 1		Bank 2		Bank 3	

Unimplemented data memory locations, read as '0'.

* Not a physical register.

Note 1: These registers are not implemented on the PIC16F876A.

2: These registers are reserved; maintain these registers clear.

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	1	ue on: R, BOR	Details on page
Bank 0						***************************************						
00h ⁽³⁾	INDF	Addressin	g this location	on uses con	tents of FSR	to address o	tata memory	(not a physi	ical register	0000	0000	31, 150
01h	TMR0	Timer0 Mo	odule Regis	ter		***************************************				XXXX	XXXX	55, 150
02h ⁽³⁾	PCL	Program (Counter (PC) Least Sign	ificant Byte					0000	0000	30, 150
03h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001	1000	22, 150
04h ⁽³⁾	FSR	Indirect Da	ata Memory	Address Po	inter					+	XXXX	+
05h	PORTA	_	-	PORTA Da	ata Latch whe	en written: P	ORTA pins w	hen read		0x	0000	43, 150
06h	PORTB	PORTB D	ata Latch w		PORTB pins					XXXXX	XXXX	
07h	PORTC	PORTC D	ata Latch w	hen written:	PORTC pins	when read				_	XXXX	
08h ⁽⁴⁾	PORTD	PORTD D	ata Latch w	hen written:	PORTD pins	when read		***************************************		+	XXXX	<u> </u>
09h ⁽⁴⁾	PORTE		_		_		RE2	RE1	RE0			<u> </u>
0Ah ^(1,3)	PCLATH		_		Write Buffer	for the uppe	er 5 bits of the	e Program (0	0000	30, 150
0Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	+	000x	-
0Ch	PIR1	PSPIF(3)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	26, 150
0Dh	PIR2	_	CMIF	_	EEIF	BCLIF			CCP2IF	-	00	28, 150
0Eh	TMR1L	Holding Re	egister for th	e Least Sigi	nificant Byte	of the 16-bit	TMR1 Regis	ter	1	XXXXX	XXXX	60, 150
0Fh	TMR1H	Holding Re	egister for th	e Most Sign	ificant Byte o	of the 16-bit	TMR1 Regist	ter		xxxx	XXXX	60, 150
10h	T1CON	_		T1CKPS1	T1CKPS0	T10SCEN	TISYNC	TMR1CS	TMR10N	-	0000	57, 150
11h	TMR2	Timer2 Mo	dule Regist	ег					1	-	0000	62, 150
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	 	0000	61, 150
13h	SSPBUF	Synchrono	us Serial Po	ort Receive I	Buffer/Transn	nit Register				-	XXXX	79, 150
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	82, 82, 150
15h	CCPR1L	Capture/Co	ompare/PW	M Register	I (LSB)			L	1	xxxx	XXXX	63, 150
16h	CCPR1H	Capture/Co	mpare/PW	M Register	(MSB)	***************************************					XXXX	63, 150
17h	CCP1CON		_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0		0000	64, 150
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	-	000x	112, 150
19h	TXREG	USART Tra	insmit Data	Register							0000	118, 150
IAh	RCREG	USART Re	ceive Data	Register		***************************************			***************************************	0000		118, 150
IBh (CCPR2L	Capture/Co	mpare/PWI	M Register 2	(LSB)	***				XXXX		63, 150
Ch (CCPR2H	Capture/Co	mpare/PWI	// Register 2	(MSB)					XXXX		63, 150
Dh (CCP2CON	_	_	CCP2X	CCP2Y	ССР2М3	CCP2M2	CCP2M1	CCP2M0	00	-	64, 150
Eh /	ADRESH	A/D Result	Register Hig	gh Byte						XXXX		133, 150
Fh /	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	A CONTRACTOR	ADON			127, 150

= unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

- 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
- These registers can be addressed from any bank.
 PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

CONFIDENTIAL

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

SPECIAL FUNCTION REGISTER SUMMARY (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 1											
80h ⁽³⁾	INDF	Addressin	g this location	n uses con	tents of FSR t	o address o	data memory	(not a physi	cal register	0000 0000	31, 150
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23, 150
82h ⁽³⁾	PCL	Program C	Counter (PC	Least Sign	nificant Byte	•		•		0000 0000	30, 150
83h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1200	22, 150
84h(3)	FSR	Indirect Da	ata Memory	Address Po	ointer			-		XXXX XXXX	31, 150
85h	TRISA	<u>-</u>		PORTA D	ata Direction F	Register				11 1111	43, 150
86h	TRISB	PORTB D	ata Direction	Register			***************************************			1111 1111	45, 150
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	47, 150
88h ⁽⁴⁾	TRISD	PORTD D	ORTD Data Direction Register							1111 1111	48, 151
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	a Direction	bits	0000 -111	50, 151
8Ah ^(1,3)	PCLATH	-		_	Write Buffer	for the upp	er 5 bits of the	Program (Counter	0 0000	30, 150
8Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
8Ch	PIE1	PSPIE(2)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	25, 151
8Dh	PIE2		CMIE		EEIE	BCLIE	= -		CCP2IE	-0-0 00	27, 151
8Eh	PCON	_	_		_		_	POR	BOR	qq	29, 151
8Fh	<u>—</u>	Unimpleme	ented							<u> </u>	
90h	_	Unimpleme	ented								200
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	83, 151
92h	PR2	Timer2 Per	riod Register	Г			***************************************	*************		1111 1111	62, 151
93h	SSPADD	Synchrono	us Serial Po	rt (I ² C mod	e) Address R	egister				0000 0000	79, 151
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	79, 151
95h		Unimpleme	ented								
96h	<u> </u>	Unimpleme	ented								
97h	<u> </u>	Unimpleme	ented							_	
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	111, 151
99h	SPBRG	Baud Rate	Generator F	Register		25-14-100-2-16-2-2-2-2-2				0000 0000	113, 151
Ah		Unimpleme	ented			A VANCANCIA VA					
Bh	<u> </u>	Jnimplemented									
Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CMO	0000 0111	135, 151
Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	141, 151
Eh	ADRESL	A/D Result	Register Lo	w Byte	11000000000000000000000000000000000000		L				133, 151
Fh	ADCON1	ADFM	ADCS2	<u> </u>		PCFG3	PCFG2	PCFG1	PCFG0	00 0000	128, 151

SEMESTER / SESSION : SEM I/ 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

SPECIAL FUNCTION REGISTER SUMMARY (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 2						***************************************					
100h ⁽³⁾	INDF	Addressin	g this location	on uses con	tents of FSR	to address d	ata memory	not a physi	cal register)	0000 0000	31, 150
101h	TMR0	Timer0 Me	odule Regist	er						XXXX XXXX	55, 150
102h ⁽³⁾	PCL	Program (Counter's (P	C) Least Si	gnificant Byte	9			***************************************	0000 0000	30, 150
103h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22, 150
104h ⁽³⁾	FSR	Indirect Da	ata Memory	Address Po	ointer			·	-	XXXX XXXXX	31, 150
105h		Unimplem	ented								200
106h	PORTB	PORTB D	ata Latch w	hen written:	PORTB pins	when read	***************************************		***************************************	XXXX XXXX	45, 150
107h	<u></u>	Unimplem	ented							=	_
108h		Unimplem	ented							_	
109h	<u> </u>	Unimplem	ented							_	-
10Ah ^(1,3)	PCLATH	_	<u> </u>	_	Write Buffe	r for the uppe	er 5 bits of the	Program (Counter	0 0000	30, 150
10Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
10Ch	EEDATA	EEPROM	Data Regist	er Low Byte	?					XXXX XXXX	39, 151
10Dh	EEADR	EEPROM	Address Re	gister Low	Byte					XXXX XXXX	39, 151
10Eh	EEDATH	_	_	EEPROM	Data Registe	er High Byte				xx xxxx	39, 151
10Fh	EEADRH	_	-		(5)	EEPROM A	Address Regi	ster High B	yte	xxxx	39, 151
Bank 3	de 1800 -									,,	
180h ⁽³⁾	INDF	Addressin	g this location	n uses con	ents of FSR	to address da	ata memory (not a physic	cal register)	0000 0000	31, 150
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23, 150
182h ⁽³⁾	PCL	Program 0	Counter (PC	Least Sign	ificant Byte					0000 0000	30, 150
183h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22, 150
184h ⁽³⁾	FSR	Indirect Da	ata Memory	Address Po	inter		and the second s			xxxx xxxx	31, 150
185h		Unimplem	ented								
186h	TRISB	PORTB D	ata Direction	Register						1111 1111	45, 150
187h	s and s	Unimplem	ented	resultant de		460315303666	7.00	365437653353	210/03/05/03/05	_	-
188h		Unimplem	ented		不是一种的						
189h	<u>—</u>	Unimplem	ented							<u> </u>	<u> </u>
18Ah ^(1,3)	PCLATH		<u>-</u>	<u></u>	Write Buffer	for the uppe	r 5 bits of the	Program C	ounter	0 0000	30, 150
18Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
18Ch	EECON1	EEPGD				WRERR	WREN	WR	RD	x x000	34, 151
18Dh	EECON2	EEPROM	Control Reg	ister 2 (not	a physical re	gister)					39, 151
18Eh	_	Reserved;	maintain cle	ar						0000 0000	_
18Fh		Reserved;	maintain cle	ar						0000 0000	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
 - 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.

 - These registers can be addressed from any bank.
 PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
 Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

CONFIDENTIAL

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С	
bit 7							bit 0	

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h-1FFh)

0 = Bank 0, 1 (00h-FFh)

bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h-1FFh)

10 = Bank 2 (100h-17Fh)

01 = Bank 1 (80h-FFh) 00 = Bank 0 (00h-7Fh)

Each bank is 128 bytes.

TO: Time-out bit bit 4

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-down bit bit 3

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

hit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

(for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is

loaded with either the high, or low order bit of the source register.

12

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown



SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

OPTION_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
1 74 77							

bit 7 bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

TOCS: TMR0 Clock Source Select bit bit 5

> 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKO)

T0SE: TMR0 Source Edge Select bit bit 4

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 P\$2:P\$0: Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

CONFIDENTIAL

SEMESTER / SESSION : SEM I / 2014/2017

COURSE

bit 2

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							hit 0

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

bit 6 PEIE: Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

> 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt

TMR0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

INTF: RB0/INT External Interrupt Flag bit bit 1

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

> 1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).

0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown



SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

PIE1 REGISTER (ADDRESS 8Ch)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE bit 7

bit 0

bit 7 PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit(1)

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

Note 1: PSPIE is reserved on PIC16F873A/876A devices; always maintain this bit clear.

bit 6 ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D converter interrupt

0 = Disables the A/D converter interrupt

bit 5 RCIE: USART Receive Interrupt Enable bit

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

bit 4 TXIE: USART Transmit Interrupt Enable bit

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit

1 = Enables the SSP interrupt

0 = Disables the SSP interrupt

bit 2 CCP1IE: CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

SEMESTER / SESSION : SEM I / 2016/2017

: MICROPROCESSOR AND

PROGRAMME : BEJ

COURSE

MICROCONTROLLER

COURSE CODE : BEC 30403

PIR1 REGISTER (ADDRESS 0Ch)

R/W-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF bit 7 bit 0

PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit(1) bit 7

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

Note 1: PSPIF is reserved on PIC16F873A/876A devices; always maintain this bit clear.

bit 6 ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion completed

0 = The A/D conversion is not complete

bit 5 RCIF: USART Receive Interrupt Flag bit

> 1 = The USART receive buffer is full 0 = The USART receive buffer is empty

bit 4 TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit bit 3

> 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are:

SPI – A transmission/reception has taken place.

I²C Slave – A transmission/reception has taken place.

I²C Master

A transmission/reception has taken place.

- The initiated Start condition was completed by the SSP module.

The initiated Stop condition was completed by the SSP module.

The initiated Restart condition was completed by the SSP module.

The initiated Acknowledge condition was completed by the SSP module.

A Start condition occurred while the SSP module was Idle (multi-master system).

A Stop condition occurred while the SSP module was Idle (multi-master system).

0 = No SSP interrupt condition has occurred

bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

hit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown



SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	all	ie on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	GIE PEIE TMROIE INTE RBIE TMROIF INTF RBI								000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	-	<u></u>		<u> </u>	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2		<u></u>	<u> </u>	<u></u>	<u> </u>	<u></u>		CCP2IE		0		0
87h	TRISC	PORTC D	ata Directio	n Register		-		•		1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000	0000	0000	0000
92h	PR2	Timer2 Me	odule's Peri	od Register	Γ					1111	1111	1111	1111
12h	T2CON	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	compare/PV	VM Registe	r1 (LSB)					XXXX	XXXXX	uuuu	uuuu
16h	CCPR1H	Capture/C	compare/PV	VM Registe	r 1 (MSB)					XXXX	XXXX	uuuu	uuuu
17h	CCP1CON	=	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/C	ure/Compare/PWM Register 2 (LSB)							XXXX	XXXX	uuuu	uuuu
1Ch	CCPR2H	Capture/C	compare/PV	VM Registe	r2 (MSB)	**************************************	xxxx	XXXX	uuuu	uuuu			
1Dh	CCP2CON	_		CCP2X	CCP2M0	00	0000	00	0000				

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

PWM Period = $[(PR2) + 1] \cdot 4 \cdot TOSC \cdot$ (TMR2 Prescale Value)

PWM Duty Cycle =(CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CONFIDENTIAL

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0

bit 7

bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

> 0000 = 1:1 postscale 0001 = 1:2 postscale 0010 = 1:3 postscale

1111 = 1:16 postscale

bit 2 TMR2ON: Timer2 On bit

> 1 = Timer2 is on o = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

> 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

SEMESTER / SESSION : SEM I / 2016/2017

: MICROPROCESSOR AND

PROGRAMME : BEJ

COURSE

MICROCONTROLLER

COURSE CODE : BEC 30403

ADCONO REGISTER (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	<u> </u>	ADON
bit 7	***************************************			4	······································	***************************************	bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion						
0	00	Fosc/2						
0	01	Fosc/8						
0	10	Fosc/32						
0	11	FRC (clock derived from the internal A/D RC oscillator)						
1	00	Fosc/4						
1	01	Fosc/16						
1	10	Fosc/64						
1	11	FRC (clock derived from the internal A/D RC oscillator)						

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = Channel 0 (AN0)

001 = Channel 1 (AN1)

010 = Channel 2 (AN2)

011 = Channel 3 (AN3)

100 = Channel 4 (AN4)

101 = Channel 5 (AN5)

110 = Channel 6 (AN6)

111 = Channel 7 (AN7)

The PIC16F873A/876A devices only implement A/D channels 0 through 4; the unimplemented selections are reserved. Do not select any unimplemented

channels with these devices.

GO/DONE: A/D Conversion Status bit bit 2

When ADON = 1:

Note:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress

bit 1 Unimplemented: Read as '0'

- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut-off and consumes no operating current

ŕ	۰	ā.	-1	-	-	-	-	
		а.	u	11	e	u	.=	£
		ı.	u	п	e	Я	.e	L

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

CONFIDENTIAL

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

ADCON1 REGISTER (ADDRESS 9Fh)

R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 **ADFM** ADCS2 PCFG3 PCFG0 PCFG2 PCFG1

bit 7

bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in shaded area and in bold) bit 6

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1 10		Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D			0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND

PROGRAMME : BEJ

COURSE CODE : BEC 30403

MICROCONTROLLER

REGISTERS/BITS ASSOCIATED WITH A/D

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR		e on , WDT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	x000	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE						0000	0000	0000	0000
1Eh	ADRESH	A/D Resu	It Registe	r High Byte	ligh Byte							uuuu	uuuu
9Eh	ADRESL	A/D Resu	It Registe	r Low Byte	2	_				xxxx	xxxx	uuuu	uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000	00-0	0000	00-0
9Fh	ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00	0000	00	0000
85h	TRISA	<u></u>		PORTA D	ata Direction	Register				11	1111	11	1111
05h	PORTA	<u> </u>	_	PORTA D	ata Latch wh	en writter	: PORTA pin	s when re	ad	0x	0000	0u	0000
89h ⁽¹⁾	TRISE	IBF	OBF	IBOV	PSPMODE	n bits	0000	-111	0000	-111			
09h ⁽¹⁾	PORTE		_	-	_	-	RE2	RE1	RE0		-xxx		-uuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers are not available on 28-pin devices.

BAUD RATE FORMULA

	SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
Ī	0	(Asynchronous) Baud Rate = Fosc/(64 (X + 1))	Baud Rate = Fosc/(16 (X + 1))
	1	(Synchronous) Baud Rate = Fosc/(4 (X + 1))	N/A

Legend: X = value in SPBRG (0 to 255)

REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Value on: POR, BOR		Value on all other Resets	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	<u></u> -	BRGH	TRMT	TX9D	0000	-010	0000	-010	
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x	
99h	SPBRG	Baud Ra	ite Gene	rator Re	gister					0000	0000	0000	0000	

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D
hit 7			***************************************				bit Ω

bit 7

CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6

TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5

TXEN: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

SREN/CREN overrides TXEN in Sync mode.

bit 4

SYNC: USART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3

Unimplemented: Read as '0'

bit 2

BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode.

bit 1

TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0

TX9D: 9th bit of Transmit Data, can be Parity bit

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-x R-0 SPEN RX9 SREN CREN ADDEN **FERR OERR** RX9D

bit 7

bit 0

SPEN: Serial Port Enable bit bit 7

1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

hit 6 RX9: 9-bit Receive Enable bit

> 1 = Selects 9-bit reception 0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care.

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8>

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 OERR: Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data (can be parity bit but must be calculated by user firmware)

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown



BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM I / 2016/2017

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

Instruction Set Summary

Mnem		Description	Cycles		14-Bit	Opcod	е	Status	Notes
Opera	inds	Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REG	STER OPE	RATIO	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	-,,	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE REGIS	TER OPER	ATION	NS.				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTRO	LOPERAT	IONS					
ADDLW	k	Add Literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND Literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to Address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR Literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from Interrupt	2	00	0000	0000	1001		
RETLW	k	Return with Literal in W	2	11	01xx	kkkk		- 1	
RETURN	-	Return from Subroutine	2	00	0000	0000	1000	1	
SLEEP	-	Go into Standby mode	1	00			0011	TO.PD	
SUBLW	k	Subtract W from Literal	1 1	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR Literal with W	1 1	11		kkkk	kkkk	7	

