

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION **SEMESTER II SESSION 2015/2016**

COURSE NAME

MICROPROCESSOR AND

MICROCONTROLLER

COURSE CODE

BEC 30403

PROGRAMME CODE :

BEJ

EXAMINATION DATE : JUNE / JULY 2016

DURATION

: 2 HOURS 30 MINUTES

INSTRUCTION

: ANSWER ALL QUESTIONS

THIS QUESTION PAPER CONSISTS OF TWENTY FOUR (24) PAGES

CONFIDENTIAL

		BEC 30403								
Q1	(a)	Explain the differences between microprocessor and microcontroller.	(5 marks)							
	(b)	Differentiate between Harvard and Von Neuman Architecture in terms of a and give the advantages of Harvard over Von Neuman architecture.	rchitecture							
			(5 marks)							
	(c)	Explain the function for LP and HS modes of oscillation.	(5 marks)							
	(d)	Analyze the sequence instruction below and find the value inside file dest C, DC and Z flags for each instruction.	ination, bit							
		MOVLW 78H								
		MOVWF 30H								
		SUBLW 20H								
		INCF 30H								
		ADDWF 30H	(10 marks)							
Q2	(a)	Interrupt is a very useful mechanism for every microcontroller.								
		(i) Explain the process of interrupt in PIC16F877A microcontroller.	(5 marks)							
		(ii) Write a sequence of instructions to initialize the interrupt on RB0. must be detected on every rising edge of the signal applying to RB0								
			(5 marks)							
		(iii) Explain why the programmer must clear the interrupt flag bit after ever occurred.								
			(2 marks)							
	(b)	TMR0 is an 8-bit free run timer of PIC16F877A. Determine the OPTION_REG register if the TMR0 is used as a timer mode. Given the for the microcontroller is 4MHz and prescaler to be used is dividing by 32	clock speed							
		(3 marks)								
	(c)	For the signal shown in Figure Q2(c),								
		(i) Determine the value of <i>T</i> , for serial communication with transmiss 9600 baud. The system used one start bit, one stop bit and no parity b the maximum characters that can be sent in one second?	sion rate of it. What are							
		ATTA TITIBATITATE ATTENDED AND A A A A A A A A A A A A A A A A A	(3 marks)							

(ii) Name the registers (including their addresses) in PIC16F877A that need to be initialized in order to send the data via RS323 standard. Furthermore, suggest and explain the values in the given registers. Given clock frequency = 4 MHz.

(7 marks)

- Q3 The line-follower robot is a robot that capable to navigate around the environment by using a line as a reference for navigation. **Figure Q3** shows the orientation of the sensors and its connection to the PIC microcontroller. The navigation path is shown in the **Figure Q3(b)**. From the specifications above, answer the following questions:
 - (a) Suggest the best sensor to be used for line sensing

(2 marks)

(b) Draw the program flowchart for the robot to navigate through the path as shown in Figure Q3(b). Table Q3(b) shows the relation between the PIC's inputs and the movement of the robot.

(8 marks)

- (c) If an analog IR sensor is attached at the front of the robot for distance measurement (between the robot and an obstacle). Given the range of measurement for this sensor are between 0 m and 1 m.
 - (i) Calculate the resolution per bit of the ADC if the reference voltage is 3V. Note: use 8 bit resolution for ADC.

(2 marks)

(ii) Determine and explain the values of ADCON0 register to be used for ADC initialization if the clock frequency for the microcontroller is 10 MHz. Analog input is at RA1.

(5 marks)

(iii) Write a sequence of assembly program to stop the robot when it reaches 10 cm to the obstacle. Note that, the robot's wheels are attached to the DC motors. Show how the PWM is initialized.

(8 marks)

Q4 (a) Describe some of the advanced features found in the Intel 8086 Processor

(3 marks)

- (b) An offset is required to map to physical address location 002C3h.
 - (i) Determine the offset value if the corresponding Code Segment register is 002Ah.

(3 marks)

(ii) Illustrate your answer using a diagram.

(4 marks)

(c) Intel 8086 microprocessor has eight types of addressing modes (Immediate, Direct, Register, Register Indirect, Indexed, Register Relative, Based Indexed, and Relative Based Indexed). Based on **Figure Q4(c)**, complete items (1) to (12) in **Table Q4(c)**. Assume all the instructions are in sequence from (a) to (e).

(10 marks)

(d) As a software engineer, you are assigned to do the checking for data corrupted in a system. Assume that there are 4 bytes of hexadecimal data: 25H, 62H, 3FH and 52H. Perform the checksum operation to ensure data integrity in the given system.

(5 marks)

- END OF QUESTIONS -

CONFIDENTIAL

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403




Figure Q2(c)




Figure Q3


SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403



Figures Q3(b)

Table Q3(b)

	Sensor								
Left	Middle	Right	Response						
0	1	0	Go Straight						
1	0	0	Turn Left						
0	0	1	Turn Right						

SEMESTER / SESSION : SEM II / 2015/2016 PROGRAMME : BEJ

COURSE : MICROPROCESSOR AND COURSE CODE : BEC 30403

MICROCONTROLLER

8086		Address
		01000
0000	IP	01001
		01002
		01003
0100	cs	01004
		01005
0200	DS	01006 01007
0100	SS	01007
		02000
		02001
15DA	AX	02002
		02003
0005	BX	02004
BACA	cx	02005
7C41	DX	02006
7041	J DA	02007
		20008
0002	SP	02009
	-	0200A
0045	BP	0200B
0008	SI	0200C
0002	DI	0200D
0002] "	0200E
		0200F

Figures Q4(c)

88
AB
9B
DA
C5
6E
04
33

10 34 AB 15 CD EF BC 56 3E 97 12 68 44 93 CF 2A

CONFIDENTIAL

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

Table Q4(c)

	Instruction	Types of Addressing Mode	Physical address (show the calculation)	New content of register or memory:
(a)	MOV CX, [BX]	(1)	(5)	(9)
(b)	MOV [0AH], BX	(2)	(6)	(10)
(c)	MOV AX, 2H [SP]	(3)	(7)	(11)
(d)	MOV DX,03h[BX][DI]	(4)	(8)	(12)

SEMESTER / SESSION : SEM II / 2015/2016

: MICROPROCESSOR AND **COURSE**

MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

PIC16F876A/877A REGISTER FILE MAP

A	File ddress	A	File Address		File Address		File \ddress
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽²⁾	18Eh
TMR1H	0Fh	"表表"等 基	8Fh	EEADRH	10Fh	Reserved ⁽²⁾	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General Purpose	117h	General Purpose	197h
RCSTA	18h	TXSTA	98h	Register	118h	Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch	CMCON	9Ch		11Ch		19Ch
CCP2CON	1Dh	CVRCON	9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General		General	
General		Purpose		Purpose		Purpose Register	
Purpose		Register		Register		80 Bytes	
Register		80 Bytes		80 Bytes		ou bytes	
96 Bytes			EFh		16Fh		1EFh
		accesses	F0h	accesses	170h	accesses	1F0h
		70h-7Fh		70h-7Fh	4755	70h - 7Fh	1FFh
Bank 0	J 7Fh	Bank 1	FFh	Bank 2	」17Fh	Bank 3	TEEN

Unimplemented data memory locations, read as '0'.

Not a physical register.

Note 1: These registers are not implemented on the PIC16F876A.

2: These registers are reserved; maintain these registers clear.

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	on: BOR	Details on page:
Bank 0												
00h ⁽³⁾	INDF	Addressing	this locatio	n uses cont	ents of FSR t	o address da	ata memory (not a physic	al register)	0000	0000	31, 150
01h	TMR0	Timer0 Mo	dule Registe	er						xxxx	XXXX	55, 150
02h ⁽³⁾	PCL	Program C	ounter (PC)	Least Sign	ificant Byte					0000	0000	30, 150
03h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001	1xxx	22, 150
04h ⁽³⁾	FSR	Indirect Da	ta Memory	Address Po	inter					XXXX	XXXX	31, 150
05h	PORTA	=	_	PORTA Da	ita Latch whe	n written: PC	ORTA pins w	nen read		0x	0000	43, 150
06h	PORTB	PORTB Da	ata Latch wh	nen written:	PORTB pins	when read				XXXX	XXXX	45, 150
07h	PORTC	PORTC Da	TC Data Latch when written: PORTC pins when read								XXXX	47, 150
08h ⁽⁴⁾	PORTD	PORTD Da	ata Latch wh	nen written:	PORTD pins	when read				XXXX	XXXX	48, 150
09h ⁽⁴⁾	PORTE	-		_	-	_	RE2	RE1	RE0		-xxx	49, 150
0Ah ^(1,3)	PCLATH	<u></u>			Write Buffer	for the uppe	r 5 bits of the	Program C	counter	0	0000	30, 150
0Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	24, 150
0Ch	PIR1	PSPIF(3)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	26, 150
0Dh	PIR2		CMIF		EEIF	BCLIF	<u></u>		CCP2IF	-0-0	00	28, 150
0Eh	TMR1L	Holding Re	egister for th	e Least Sig	nificant Byte	of the 16-bit	TMR1 Regis	ter		xxxx	XXXX	60, 150
0Fh	TMR1H	Holding Re	egister for th	e Most Sigr	nificant Byte o	of the 16-bit 7	TMR1 Regist	er		xxxx	XXXX	60, 150
10h	T1CON		_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	57, 150
11h	TMR2	Timer2 Mo	dule Regist	er						0000	0000	62, 150
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	61, 150
13h	SSPBUF	Synchrono	us Serial Po	ort Receive	Buffer/Transr	nit Register				XXXX	XXXX	79, 150
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	82, 82, 150
15h	CCPR1L	Capture/C	ompare/PW	M Register	1 (LSB)		L,			xxxx	XXXXX	63, 150
16h	CCPR1H	Capture/C	ompare/PW	M Register	1 (MSB)					xxxx	XXXX	63, 150
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	64, 150
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	112, 150
19h	TXREG	USART Tr	ansmit Data	Register	-					0000	0000	118, 150
1Ah	RCREG	USART R	eceive Data	Register						0000	0000	118, 150
1Bh	CCPR2L	Capture/C	ompare/PW	M Register	2 (LSB)					XXXXX	XXXX	63, 150
1Ch	CCPR2H	Capture/C	ompare/PW	/M Register	2 (MSB)					XXXX	XXXX	63, 150
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	ССР2М3	CCP2M2	CCP2M1	CCP2M0	00	0000	64, 150
1Eh	ADRESH	A/D Resul	Register H	igh Byte	•					xxxx	XXXX	133, 150
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000	00-0	127, 150

Legend:

- x = unknown, u = unchanged, q = value depends on condition, = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.
- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
 - 2: Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
 - 3: These registers can be addressed from any bank.
 - 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
 - 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ COURSE CODE : BEC 30403

SPECIAL FUNCTION REGISTER SUMMARY (Continued)

							*	*			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 1		_								_	
80h ⁽³⁾	INDF	Addressing	g this location	n uses con	tents of FSR to	o address d	lata memory (not a physic	al register)	0000 0000	31, 150
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23, 150
82h ⁽³⁾	PCL	Program C	ounter (PC	Least Sign	ificant Byte					0000 0000	30, 150
83h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22, 150
84h(3)	FSR	Indirect Da	ta Memory	Address Po	inter		-	•	•	XXXX XXXX	31, 150
85h	TRISA	_	_	PORTA D	ata Direction F	Register				11 1111	43, 150
86h	TRISB	PORTB Da	ata Direction	Register						1111 1111	45, 150
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	47, 150
88h ⁽⁴⁾	TRISD	PORTD D	ata Direction	Register						1111 1111	48, 151
89h ⁽⁴⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Dat	a Direction	bits	0000 -111	50, 151
8Ah ^(1,3)	PCLATH	_	_		Write Buffer	for the upp	er 5 bits of the	Program C	ounter	0 0000	30, 150
8Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
8Ch	PIE1	PSPIE(2)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	25, 151
8Dh	PIE2		CMIE		EEIE	BCLIE			CCP2IE	-0-0 00	27, 151
8Eh	PCON			_				POR	BOR	qq	29, 151
8Fh	_	Unimpleme	ented							_	
90h		Unimpleme	ented								_
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	83, 151
92h	PR2	Timer2 Per	riod Registe	f	***************************************					1111 1111	62, 151
93h	SSPADD	Synchrono	us Serial Po	ort (I ² C mod	le) Address R	egister				0000 0000	79, 151
94h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	79, 151
95h		Unimpleme	ented								
96h	_	Unimpleme	ented							-	_
97h		Unimpleme	ented							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	111, 151
99h	SPBRG	Baud Rate	Generator	Register		100000000000000000000000000000000000000		+		0000 0000	113, 151
9Ah		Unimpleme	ented								
9Bh	_	Unimpleme	Unimplemented							_	
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	135, 151
9Dh	CVRCON	CVREN	CVROE	CVRR	_	CVR3	CVR2	CVR1	CVR0	000- 0000	141, 151
9Eh	ADRESL	A/D Result	Register Lo	ow Byte						XXXX XXXX	133, 151
9Fh	ADCON1	ADFM	ADCS2		_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	128, 151

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

SPECIAL FUNCTION REGISTER SUMMARY (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page:
Bank 2											
100h ⁽³⁾	INDF	Addressing	g this locatio	n uses cont	ents of FSR	to address da	ata memory (not a physic	cal register)	0000 0000	31, 150
101h	TMR0	Timer0 Mo	dule Regist	er						XXXX XXXX	55, 150
102h ⁽³⁾	PCL	Program C	counter's (Po	C) Least Sig	gnificant Byte					0000 0000	30, 150
103h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22, 150
104h ⁽³⁾	FSR	Indirect Da	ta Memory	Address Po	inter	-				XXXX XXXX	31, 150
105h	<u>—</u>	Unimplem	ented							_	_
106h	PORTB	PORTB D	ata Latch wh	nen written:	PORTB pins	when read		227.1		XXXX XXXX	45, 150
107h		Unimplem	ented							-	
108h		Unimplem	ented							_	-
109h		Unimplem	ented							_	-
10Ah ^(1,3)	PCLATH	_	Write Buffer for the upper 5 bits of the Program Counter							0 0000	30, 150
10Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
10Ch	EEDATA	EEPROM	PROM Data Register Low Byte								39, 151
10Dh	EEADR	EEPROM	Address Re	gister Low I	Byte					XXXX XXXX	39, 151
10Eh	EEDATH	_	_	EEPROM	Data Registe	r High Byte				xx xxxx	39, 151
10Fh	EEADRH	-	_	_	(5)	EEPROM A	Address Regi	ster High B	yte	xxxx	39, 151
Bank 3			Parametri Cultura debisso d		100 1000 100 100 100 100 100 100 100 10						
180h ⁽³⁾	INDF	Addressin	g this location	n uses con	tents of FSR	to address da	ata memory (not a physic	cal register)	0000 0000	31, 150
181h	OPTION REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	23, 150
182h ⁽³⁾	PCL	Program (Counter (PC	Least Sign	ificant Byte			<u> </u>		0000 0000	30, 150
183h ⁽³⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22, 150
184h ⁽³⁾	FSR	Indirect Da	ata Memory	Address Po	inter					xxxx xxxx	31, 150
185h	_	Unimplem								_	_
186h	TRISB	PORTB D	ata Direction	Register						1111 1111	45, 150
187h		Unimplem								_	_
188h		Unimplem	ented							_	_
189h		Unimplem								_	_
18Ah ^(1,3)	PCLATH		Write Buffer for the upper 5 bits of the Program Counter						0 0000	30, 150	
18Bh ⁽³⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	24, 150
18Ch	EECON1	EEPGD	_		_	WRERR	WREN	WR	RD	x x000	34, 151
18Dh	EECON2	EEPROM	Control Reg	gister 2 (not	a physical re	gister)					39, 151
18Eh	_	Reserved	, maintain cl	ear						0000 0000	_
18Fh		Reserved	maintain d	ear						0000 0000	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

- Bits PSPIE and PSPIF are reserved on PIC16F873A/876A devices; always maintain these bits clear.
 These registers can be addressed from any bank.
- 4: PORTD, PORTE, TRISD and TRISE are not implemented on PIC16F873A/876A devices, read as '0'.
- 5: Bit 4 of EEADRH implemented only on the PIC16F876A/877A devices.

SEMESTER / SESSION : SEM II / 2015/2016 PROGRAMME : BEJ

COURSE : MICROPROCESSOR AND COURSE CODE : BEC 30403

MICROCONTROLLER

STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	_
IRP	RP1	RP0	TO	PD	Z	DC	С	
bit 7	***************************************						bit 0	

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)

bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h-1FFh) 10 = Bank 2 (100h-17Fh) 01 = Bank 1 (80h-FFh)

00 = Bank 0 (00h-7Fh) Each bank is 128 bytes.

bit 4 TO: Time-out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

(for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's

complement of the second operand. For rotate (RRF, RLF) instructions, this bit is

loaded with either the high, or low order bit of the source register.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

SEMESTER / SESSION : SEM II / 2015/2016

bit 7

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

OPTION_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0

bit 0

RBPU: PORTB Pull-up Enable bit bit 7

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

INTEDG: Interrupt Edge Select bit bit 6

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

TOCS: TMR0 Clock Source Select bit bit 5

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKO)

TOSE: TMR0 Source Edge Select bit bit 4

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1 · 256	1:128

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

SEMESTER / SESSION

: SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit 0

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

PEIE: Peripheral Interrupt Enable bit bit 6

1 = Enables all unmasked peripheral interrupts

0 = Disables all peripheral interrupts

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

> 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt

INTE: RB0/INT External Interrupt Enable bit bit 4

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

RBIE: RB Port Change Interrupt Enable bit bit 3

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

TMR0IF: TMR0 Overflow Interrupt Flag bit bit 2

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

> 1 = At least one of the RB7:RB4 pins changed state; a mismatch condition will continue to set the bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared (must be cleared in software).

0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is cleared x = Bit is unknown - n = Value at POR '1' = Bit is set

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

PIE1 REGISTER (ADDRESS 8Ch)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
-	bit 7		<u></u>					bit 0

PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit (1) bit 7

1 = Enables the PSP read/write interrupt

0 = Disables the PSP read/write interrupt

Note 1: PSPIE is reserved on PIC16F873A/876A devices; always maintain this bit clear.

ADIE: A/D Converter Interrupt Enable bit bit 6

1 = Enables the A/D converter interrupt

0 = Disables the A/D converter interrupt

RCIE: USART Receive Interrupt Enable bit bit 5

1 = Enables the USART receive interrupt

0 = Disables the USART receive interrupt

TXIE: USART Transmit Interrupt Enable bit bit 4

1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

SSPIE: Synchronous Serial Port Interrupt Enable bit bit 3

1 = Enables the SSP interrupt

0 = Disables the SSP interrupt

CCP1IE: CCP1 Interrupt Enable bit bit 2

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

TMR2IE: TMR2 to PR2 Match Interrupt Enable bit bit 1

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

TMR1IE: TMR1 Overflow Interrupt Enable bit bit 0

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

SEMESTER / SESSION : SEM II / 2015/2016

PROGRAMME : BEJ

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

COURSE CODE: BEC 30403

PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7		4	<u> </u>				bit 0

PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit(1) bit 7

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

Note 1: PSPIF is reserved on PIC16F873A/876A devices; always maintain this bit clear.

ADIF: A/D Converter Interrupt Flag bit bit 6

1 = An A/D conversion completed

0 = The A/D conversion is not complete

RCIF: USART Receive Interrupt Flag bit bit 5

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

TXIF: USART Transmit Interrupt Flag bit bit 4

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit bit 3

> 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are:

- SPI A transmission/reception has taken place.
- I²C Slave A transmission/reception has taken place.
- I²C Master
 - A transmission/reception has taken place.
 - The initiated Start condition was completed by the SSP module.
 - The initiated Stop condition was completed by the SSP module.
 - The initiated Restart condition was completed by the SSP module.
 - The initiated Acknowledge condition was completed by the SSP module.
 - A Start condition occurred while the SSP module was Idle (multi-master system).
- A Stop condition occurred while the SSP module was Idle (multi-master system).

0 = No SSP interrupt condition has occurred

CCP1IF: CCP1 Interrupt Flag bit hit 2

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode.

TMR2IF: TMR2 to PR2 Match Interrupt Flag bit bit 1

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

TMR1IF: TMR1 Overflow Interrupt Flag bit bit 0

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

CONFIDENTIAL

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	Value on all other Resets	
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	E PEIE TMROIE INTE RBIE TMROIF INTF RBIF									0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_	_	_	_		-	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	-		_	-	_		_	CCP2IE		0		0
87h	TRISC	PORTC D	ata Directio	n Register						1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	jister						0000	0000	0000	0000
92h	PR2	Timer2 M	odule's Peri	iod Register						1111	1111	1111	1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r 1 (LSB)					XXXX	XXXXX	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/PV	VM Registe	r 1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_ CCP1X CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M0							00	0000	00	0000
1Bh	CCPR2L	Capture/C	oture/Compare/PWIM Register 2 (LSB)								XXXX	uuuu	uuuu
1Ch	CCPR2H	Capture/C	oture/Compare/PWM Register 2 (MSB)								XXXX	uuuu	uuuu
1Dh	CCP2CON	-	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

PWM Period = $[(PR2) + 1] \cdot 4 \cdot TOSC \cdot$ (TMR2 Prescale Value)

PWM Duty Cycle =(CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

SEMESTER / SESSION : SEM II / 2015/2016

bit 7

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 bit 0

bit 7

Unimplemented: Read as '0'

TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits bit 6-3

> 0000 = 1:1 postscale 0001 = 1:2 postscale 0010 = 1:3 postscale

1111 = 1:16 postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits bit 1-0

> 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

Legend:

U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

CONFIDENTIAL

BEC 30403

FINAL EXAMINATION

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

MICROCONTROLLER

: MICROPROCESSOR AND

PROGRAMME : BEJ

COURSE CODE : BEC 30403

ADCONO REGISTER (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7				-			bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = Channel 0 (AN0)

001 = Channel 1 (AN1)

010 = Channel 2 (AN2)

011 = Channel 3 (AN3)

100 = Channel 4 (AN4)

101 = Channel 5 (AN5)

110 = Channel 6 (AN6)

111 = Channel 7 (AN7)

The PIC16F873A/876A devices only implement A/D channels 0 through 4; the

unimplemented selections are reserved. Do not select any unimplemented channels with these devices.

GO/DONE: A/D Conversion Status bit bit 2

When ADON = $\underline{1}$:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- Unimplemented: Read as '0' bit 1
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	I bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

SEMESTER / SESSION : SEM II / 2015/2016 PROGRAMME : BE

COURSE : MICROPROCESSOR AND COURSE CODE : BEC 30403

MICROCONTROLLER

ADCON1 REGISTER (ADDRESS 9Fh)

 R/W-0
 R/W-0
 U-0
 U-0
 R/W-0
 R/W-0
 R/W-0
 R/W-0

 ADFM
 ADCS2
 —
 —
 PCFG3
 PCFG2
 PCFG1
 PCFG0

bit 7 bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in shaded area and in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	Vss	7/1
0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D			0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

REGISTERS/BITS ASSOCIATED WITH A/D

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Valu MCLR	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0E	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
1Eh	ADRESH	A/D Resu	It Registe	r High Byte	е					xxxx	xxxx	uuuu	uuuu
9Eh	ADRESL	A/D Resu	It Registe	r Low Byte	:					xxxx	XXXX	uuuu	uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000	00-0	0000	00-0
9Fh	ADCON1	ADFM	ADCS2	-	_	PCFG3	PCFG2	PCFG1	PCFG0	00	0000	00	0000
85h	TRISA	_		PORTA D	ata Direction	Register				11	1111	11	1111
05h	PORTA		_	PORTA D	ORTA Data Latch when written: PORTA pins when read						0000	0u	0000
89h ⁽¹⁾	TRISE	IBF	OBF	IBOV	IBOV PSPMODE — PORTE Data Direction bits						-111	0000	-111
09h ⁽¹⁾	PORTE		_		_	_	RE2	RE1	RE0		-xxx		-uuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers are not available on 28-pin devices.

BAUD RATE FORMULA

Ī	SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
	0	(Asynchronous) Baud Rate = Fosc/(64 (X + 1))	Baud Rate = Fosc/(16 (X + 1)) N/A
1	1	(Synchronous) Baud Rate = Fosc/(4 (X + 1))	N/A

Legend: X = value in SPBRG (0 to 255)

REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR		Valu all o Res	ther
98h	TXSTA	CSRC	TX9	TXEN	SYNC	=	BRGH	TRMT	TX9D	0000	-010	0000	-010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
99h	SPBRG	Baud Ra	aud Rate Generator Register								0000	0000	0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
I	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
_								1.10

bit 7

bit 0

bit 7

CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6

TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission 0 = Selects 8-bit transmission

bit 5

TXEN: Transmit Enable bit

1 = Transmit enabled

0 = Transmit disabled

SREN/CREN overrides TXEN in Sync mode.

bit 4

SYNC: USART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3

Unimplemented: Read as '0'

bit 2

BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode: Unused in this mode.

bit 1

TRMT: Transmit Shift Register Status bit

1 = TSR empty

o = TSR full

bit 0

TX9D: 9th bit of Transmit Data, can be Parity bit

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D

bit 7

bit 0

SPEN: Serial Port Enable bit bit 7

1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

RX9: 9-bit Receive Enable bit bit 6

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care.

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care.

CREN: Continuous Receive Enable bit bit 4

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

ADDEN: Address Detect Enable bit bit 3

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8>

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

hit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR**: Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

RX9D: 9th bit of Received Data (can be parity bit but must be calculated by user firmware) bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

SEMESTER / SESSION : SEM II / 2015/2016

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAMME : BEJ

COURSE CODE : BEC 30403

Instruction Set Summary

Mnemonic, Operands		Description.	Cycles	14-Bit Opcode				Status	Notes			
		Description		MSb			LSb	Affected	Motes			
BYTE-ORIENTED FILE REGISTER OPERATIONS												
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2			
ANDWF	f. d	AND W with f	1	00	0101	dfff	ffff	Z	1,2			
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2			
CLRW	_	Clear W	1	00	0001			Z				
COMF	f. d	Complement f	1	00		dfff		Z	1,2			
DECF	f, d	Decrement f	1	00		dfff	ffff	Z	1,2			
DECESZ	f, d	Decrement f, Skip if 0	1(2)	00			ffff		1,2,3			
INCF	f, d	Increment f	1	00	1010		ffff	Z	1,2			
INCFSZ	f. d	Increment f, Skip if 0	1(2)	00	1111			_	1,2,3			
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff		Z	1,2			
MOVE	f. d	Move f	1	00	1000	dfff		Z	1,2			
MOVWF	f	Move W to f	1	00	0000	lfff						
NOP	_	No Operation	1	00	0000	03000	0000					
RLF	f. d	Rotate Left f through Carry	1	00	1101		ffff	С	1,2			
RRF	f. d	Rotate Right f through Carry	1	00	1100	dfff		С	1,2			
SUBWF	f. d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2			
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2			
XORWF	f. d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2			
	-,	BIT-ORIENTED FILE REG	ISTER OPE	RATIO	NS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2			
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3			
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3			
B11 00	1, 10	LITERAL AND CONTI	ROL OPERA	TIONS								
ADDLW	k	Add Literal and W	1	11	111x	kkkk	kkkk	C,DC,Z				
ANDI W	k	AND Literal with W	1	11	1001	kkkk	kkkk	Z				
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk					
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD				
GOTO	k	Go to Address	2	10	1kkk	kkkk	kkkk					
IORLW	k	Inclusive OR Literal with W	1	11	1000	kkkk	kkkk	Z				
MOVLW	k	Move Literal to W	1	11	00xx	kkkk	kkkk		1			
RETFIE	-	Return from Interrupt	2	00	0000	0000	1001					
RETLW	k	Return with Literal in W	2	11	01xx	kkkk	kkkk					
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		1			
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO,PD				
SUBLW	k	Subtract W from Literal	1	11	110x	kkkk	kkkk	C,DC,Z				
			1	11	1010	kkkk	kkkk	Z				
XORLW	k k	Exclusive OR Literal with W			1010	kkkk	kkkk	Z				