

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION SEMESTER II SESSION 2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

COURSE CODE : BEE 3233

PROGRAMME : BACHELOR OF ELECTRICAL

ENGINEERING WITH

HONOURS

EXAMINATION DATE : APRIL/MAY 2011

DURATION : 3 HOURS

INSTRUCTIONS : ANSWER ALL QUESTIONS IN

PART A AND ANY TWO (2)

QUESTIONS IN PART B

THIS QUESTION PAPER CONSISTS OF TWENTY THREE (23) PAGES

PART A

- Q1 (a) Figure Q1 shows the data logger system that uses PIC16C71 as an interface between the sensor and the computer. The PIC will read the analog signal from the sensor, convert the analog signal to digital signal before send it to the computer via the RS232 cable.
 - (i) Determine and explain the initialization value of ADCON0 and ADCON1 in special function register if the PIC is clocked at 4MHz.

(6 marks)

(ii) Write a sequence of instructions to read the converted value (in ADRES) to the RAM of the PIC.

(2 marks)

(iii) For the data transmission, calculate the duration of the stop bit, T if the speed of the transmission is 9600 band.

(1 mark)

(iv) Write a delay subroutine to obtain a speed of 9600 baud and show how to use that delay routine to send logic low for duration of one (1) bit.

(8 marks)

(v) Design an algorithm to send the data from the PIC to the computer by using a flowchart. Given the transmission speed is 9600 baud, start bit = '0' and stop bit = '1'.

(8 marks)

(b) Write a sequence of instructions to enable the interrupt on RB0 of PIC16F84A. The interrupt must be detected on every rising edge of the signal on RB0.

(4 marks)

Q2	(a)	Status Register (SR) of MC68000 microprocessor can be divided into two
		sections which are system byte and user byte.

(i) Determine the value of flag bit C and Z if the SR contains \$150A.

(2 marks)

(ii) Write an instruction that will set bit X of CCR by using a logic instruction (AND/OR/EOR).

(3 marks)

(b) Explain the error for each of the following MC 68000 instructions:

(i) MOVE.W #\$28E00, D5

(ii) ANDI.B D3, #7

(iii) EOR.L D1, A1

(6 marks)

(c) Write a routine that will perform the control program as per algorithm specified as follows:

WHILE M > N DO N++

(5 marks)

- (d) Figure Q2(d) shows the MC 68000 assembly program written in EASY68K simulation software.
 - (i) After the program is assembled, what is the first address of the program and the data respectively?

(2 marks)

(ii) After the program is executed, write the value of the 16 bits data in Table 2(d) for the given address.

(5 marks)

(iii) After the program is executed, what is the value of data for D0 and D1?

(2 marks)

PART B

Q3 (a) Interrupt is one of the important features in all modern computers. Explain the execution of the interrupt in PIC16F84A and list all the interrupt sources for the PIC16F84A.

(6 marks)

(b) Write a sequence of instructions to enable the interrupt on RB0 of PIC16F84A. The interrupt must be detected on every rising edge of the signal on RB0.

(4 marks)

(c) Figure Q3(c) shows the schematic of the PIC application that will count every eight (8) pulses that applied to RA4 to determine a number of full axis turn of the motor. When the number of full axis turn reach 255, the PIC will save the value of TMR0 in RAM location 1CH. Write a full program to implement the application as per specified.

(10 marks)

(d) Calculate the pre-load value required in TMR0 to obtain a delay of 1ms when the timer is overflow. Given the clock rate is 4MHz and the pre-scale ratio selected is 8:1.

(5 marks)

Q4 (a) Explain the differences between subroutine and macro.

(6 marks)

(b) Design a flowchart base on the subroutine as follows:

MyRoutine

MOVLW d'100' MOVWF TEMP

Loop

MOVLW d'5'
SUBWF TEMP
MOVLW d'10'
SUBWF TEMP,W
BTFSS STATUS,Z
GOTO Loop
RETURN

(8 marks)

(c) Figure Q4(c) shows a simple set of traffic lights. Write a program to light the R (R1 and R2), Y (Y1 and Y2) and G (G1 and G2) LEDs based on the truth table in Table Q4(c).

(11 marks)

Q5 (a) (i) Design a memory address decoder for the MC 68000 with a ROM of 16k word (32 byte) starts from \$000000, RAM consist 64k word (128 byte) starts from \$400000 and I/O which range from \$800000 to \$80001F.

(17 marks)

(b) Write a 68000 assembly program to divide a 16-bit signed number in the high word of D1 by an 8-bit signed number in the lowest byte of D1.

(8 marks)

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233




Figure Q1

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

CODE DATA	EQU EQU	-
PROG AGAIN	MOVE.L ROL.B SUBQ.W	NUMBERS, DO NUMBERS+4, D1 #1, D1 #1, D0 D0, SUM AGAIN
	ORG DC.L DC.L DC.W END	\$4 1200

Figure Q2(d)

Address	2000	2002	2004	2006	2008
Content					

Table Q2(d)

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233




Figure Q3(c)

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233




Figure Q4(c)

0 0	0	R1	Y1 0	G1	R2	Y2	G2
0	0	1	0	Λ	1		
	0			, v 1	1 1	0	0
	-	1	1	0	1	0	0
0	0	0	0	1	1	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	0	0	0	0	1
0	0	1	0	0	0	1	0
)	0 0 0 0 0 0 0	0 0 1 0 0 1 0 0 1	0 0 1 0 0 0 1 0 0 0 1 0	0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0	0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0	0 0 1 0 0 1 0 0 0 1 0 0 1 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1

Table Q4(c)

SEMESTER/SESSION: II/2010/2011

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

Special Function Register (SFR) File Summary for PIC16F84A

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Dotaile
Bank	0	·		·-	·		<u> </u>				
00h	INDF	Uses co	ntents of FSI	R to addre	ss Data Mem	ory (not a p	ohysical re	gister)	•		- 11
01h	TMR0	8-bit Rea	Il-Time Cloc	k/Counter						xxx xxx	x 20
02h	PCL	Low Ord	er 8 bits of t	he Progra	m Counter (P	C)				0000 000	0 11
03h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xx	х 8
04h	FSR	Indirect [Data Memor		XXXX XXX	x 11					
05h	PORTA ⁽⁴⁾	_	4		RA4/T0CKI	RA3	RA2	RA1	RAD	х ххх	x 16
06h	PORTB ⁽⁵⁾	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	XXX XXX	x 18
07h	<u></u>	Unimple	nented loca	tion, read	as '0'						
08h	EEDATA	EEPROM	ROM Data Register								x 13,14
09h	EEADR	EEPRON	Address R		XXXX XXXX	x 13,14					
OAh	PCLATH	_			Write Buffer	for upper 5	bits of the	PC ⁽¹⁾		0 000	0 11
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000:	x 10
Bank	1		·		•		<u></u>				
80h	INDF	Uses Co	ntents of FS	R to addre	ss Data Mem	ory (not a p	ohysical re	gister)			- 11
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 111	1 9
82h	PCL	Low orde	r 8 bits of P	rogram Co	unter (PC)		<u> </u>			0000 0000	0 11
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xx	к 8
84h	FSR	Indirect d	lata memory	address (pointer D	72.4				XXXX XXX	k 11
85h	TRISA	_	4		PORTA Data	Direction F	Register			1 111	1 16
86h	TRISB	PORTB I	Data Direction	n Registe	r			-		1111 111	1 18
87h	<u></u>	Unimpler	nented locat	ion, re ad :	as '0'						1 -
88h	EECON1		-		EEIF	WRERR	WREN	WR	RD	0 x000	13
89h	EECON2	EEPRON	Control Re	gister 2 (n	ot a physical	register)		·	-	- 	. 14
0Ah	PCLATH		-		Write buffer f	or upper 5	bits of the	PC ⁽¹⁾		0 0000) 11
0Bh	INTCON	GIE	EEIE	T0IE	INTE	RBIE	TOLF	INTF	RBIF	0000 0003	c 10

Legend: x = unknown, u = unchanged. - = unimplemented, read as '0', q = value depends on condition

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12.8> are never transferred to PCLATH.
 - 2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.
 - 3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.
 - 4: On any device RESET, these pins are configured as inputs.
 - 5: This is the value that will be in the port output latch.

SEMESTER/SESSION: II/2010/2011

COURSE

MICROPROCESSOR AND **MICROCONTROLLER**

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

STATUS Register of PIC16F84A

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0

bit 7-6 Unimplemented: Maintain as 'o'

bit 5

RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4

TO: Time-out bit

1 = After power-up, CLRWDT instruction, or SLREP instruction

o = A WDT time-out occurred

bit 3

PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

o = By execution of the SLEEP instruction

bit 2

Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

o = The result of an arithmetic or logic operation is not zero

bit 1

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

- 1 = A carry-out from the 4th low order bit of the result occurred
- o = No carry-out from the 4th low order bit of the result

bit 0

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

- 1 = A carry-out from the Most Significant bit of the result occurred
- o = No carry-out from the Most Significant bit of the result occurred

A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

OPTION Register of PIC16F84A / PIC16C71

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

o = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

o = Internal instruction cycle clock (CLKOUT)

bit 4 TOSE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

o = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

o = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0**: Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1 : 128

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

INTCON Register of PIC16F84A

R/W-0	R/W-x						
GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit 7	•	-					bit 0

bit 7 GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

o = Disables all interrupts

bit 6 **EEIE**: EE Write Complete Interrupt Enable bit

1 = Enables the EE Write Complete interrupts

o = Disables the EE Write Complete interrupt

bit 5 TOIE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

o = Disables the TMR0 interrupt

bit 4 INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

o = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

o = Disables the RB port change interrupt

bit 2 TOIF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

o = TMR0 register did not overflow

bit 1 INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

o = The RB0/INT external interrupt did not occur

bit 0 RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

o = None of the RB7:RB4 pins have changed state

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR A

MICROPROCESSOR AND MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

Special Function Register (SFR) File Summary for PIC16C71

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (1)
Bank 0											
00h ⁽³⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	ita memory (no	ot a physica	ıl register)	0000 0000	0000 0000
01h	TMR0	Timer0 mor	dule's registe	я		-				**** ****	uuuu uuuu
02h ⁽³⁾	PCL	Program Co	ounter's (PC)	Least Signi	ificant Byte					0000 0000	0000 0000
03h ⁽³⁾	STATUS	IRP(5)	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000d danna
04h ⁽³⁾	FSR	Indirect date	ndirect data memory address pointer								นนนน นนนน
05h	PORTA		- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1		PORTA Da	ita Latch whe	en written: PO	RTA pins w	hen read	× 0000	+
06h	PORTB	PORTB Dat	ta Latch wher	n written: PC		xxxx xxxx	 - 				
07h		Unimplemer	nted	1991							<u> </u>
08h	ADCONG	ADCS1	ADCS0	(6)	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
09h ⁽³⁾	ADRES	A/D Result F	Register			XXXX XXXX	טטונט טונטט				
0Ah(2,3)	PCLATH		- I		Write Buffe	r for the uppr	er 5 bits of the	e Program C	Counter	0 0000	0 0000
0Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 0000
Bank 1											
80h ⁽³⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	ta memory (no	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽³⁾	PCL	Program Co	xunter's (PC)	Least Signif	ficant Byte				- 	0000 0000	0000 0000
83h ⁽³⁾	STATUS	IRP(5)	RP1 ⁽⁵⁾	RPO	ाठ	वय	Z	DC	С	0001 1xxx	000g guuu
84h ⁽³⁾	FSR	Indirect data	memory add	dress pointe	<i>-</i>					XXXX XXXX	นนนน นนนน
85h	TRISA			18 0-	PORTA Dat	ta Direction R				1 1111	1 1111
86h	TRISB	PORTB Data	a Direction C	ontrol Regis					-		1111 1111
87h ⁽⁴⁾	PCON:		<u></u>		1		-	POR	BOR	qq	uu
88h /	ADCON1		_ :				- 1	PCFG1	PCFG0	00	00
89h ⁽³⁾	ADRES	A/D Result R	Register							XXXX XXXX	นนนน นนนน
8Ah(2.3)	PCLATH	_			Write Buffer	for the uppe	er 5 bits of the	Program C	ounter	0 0000	0 0000
8Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: These registers can be addressed from either bank.
 - 4: The PCON register is not physically implemented in the PIC16C71, read as '0'
 - 5: The IRP and RP1 bits are reserved on the PIC16C710/71/711, always maintain these bits clear.
 - 6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

STATUS Register of PIC16C71

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С]
bit7							bitO	•

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR reset

IRP: Register Bank Select bit (used for indirect addressing) bit 7:

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6-5: RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4: TO: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-down bit bit 3:

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2: Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow the polarity is reversed) bit 1:

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0: C: Carry/Dorrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the most significant bit of the result occurred

0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

INTCON Register of PIC16C71

R/W-0	R/W-x							
GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	
bit7	•		•				bitO	•

bit 7: GIE: (1) Global Interrupt Enable bit

1 = Enables all un-masked interrupts

0 = Disables all interrupts

bit 6: ADIE: A/D Converter Interrupt Enable bit

1 = Enables A/D interrupt 0 = Disables A/D interrupt

bit 5: T0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4: INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3: RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt

bit 2: TOIF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1: INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The R80/INT external interrupt did not occur

bit 0: RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

R = Readable bit

W = Writable bit

U = Unimplemented bit,

read as '0'

- n = Value at POR reset

SEMESTER/SESSION: II/2010/2011

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

ADCONO Register of PIC16C71

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADCS1	ADCS0	(0)	CHS1	CHS0	GO/DONE	ADIF	ADON	R =Readable bit
bit7		-					bit0	W = Writable bit U = Unimplemented bit_read as '0'

n =Value at POR reset

bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from an RC oscillation)

bit 5: Unimplemented: Read as '0'.

bit 4-3: CHS1:CHS0: Analog Channel Select bits

00 = channel 0, (RA0/AN0)

01 = channel 1, (RA1/AN1)

10 = channel 2, (RA2/AN2)

11 = channel 3, (RA3/AN3)

bit 2: GO/DONE: A/D Conversion Status bit

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

ADIF: A/D Conversion Complete Interrupt Flag bit bit 1:

1 = conversion is complete (must be cleared in software)

0 = conversion is not complete

bit O: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

Note 1: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

SEMESTER/SESSION: II/2010/2011

COURSE

: MICROPROCESSOR AND MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

ADCON1 Register of PIC16C71

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
			1.12		Total 1	PCFG1	PCFG0

bit7

bit0

R =Readable bit W = Writable bit

U =Unimplemented bit, read as '0'

- n =Value at POR reset

bit 7-2: Unimplemented: Read as '0'

bit 1-0: PCFG1:PCFG0: A/D Port Configuration Control bits

PCFG1:PCFG0	RA1 & RA0	RA2	RA3	VREF
00	Α	Α	A	VDD
01	Α	Α	VREF	RA3
10	A	D	D	VDD
11	D	D	D	VDD

A = Analog input

D = Digital I/O

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

PIC16F84A Instruction Set Summary

Mnemonic, Operands		Description	Ct.		14-Bit	Opcod	Status		
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, đ	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	Ожжк	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1.2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0300	0000		
RLF	f, d	Rotate Left f through Carry	1 1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1 1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE	REGISTER OPER	ATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test I, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CO	NTROL OPERATI	ONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk	· i	
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx		kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

Data Transfer Instruction MC68000

Mnemonic	Meaning	Туре	Operand Size	Operations
MOVE	Move	MOVE EAs, EAd	8, 16, 32	$(EAs) \rightarrow EAd$
		MOVE EA,CCR	8	$(EA) \rightarrow CCR$
		MOVE EA,SR	16	$(EA) \rightarrow SR$
		MOVE SR, EA	16	$\mathtt{SR} o \mathtt{EA}$
		MOVE USP,An	32	$\mathtt{USP} \to \mathtt{An}$
		MOVE An,USP	32	$An \rightarrow USP$
		MOVEA EA,An	16, 32	$(EA) \rightarrow An$
		MOVEQ #XXX,Dn	8	#XXX \rightarrow Dn
MOVEM	Move multiple	MOVEM Reg_list,EA	16, 32	$Reg_list \rightarrow EA$
		MOVEM EA Reg list	16, 32	$(EA) \rightarrow Reg_list$
	Load effective			
LEA	address	LEA EA,An	32	$EA \rightarrow An$
	Exchange			
EXG	Swap	EXG Rx,Ry	32	$Rx \leftrightarrow Ry$
SWAP	Clear	SWAP Dn	16	Dn31:16 ↔ Dn15:0
CLR		CLR EA	8, 16, 32	$0 \rightarrow EA$

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

Compare and Test MC68000 Instruction

Mnemonic	Meaning	Туре	Operand Size	Operation
CMP	Compare	CMP EA,Dn	8, 16, 32	N, Z, V, C
		CMPA EA,An	16, 32	N, Z, V, C
		CMPI #XXX,EA	8, 16, 32	N, Z, V, C
		CMPM (Ay)+,(AY)+	8, 16, 32	N, Z, V, C
TST	Test	TST EA	8, 16, 32	N, Z, V, C

Logical MC68000 Instruction

Mnemonic	Meaning	Туре	Operand Size	Operation
AND	Logical AND	AND EA,Dn AND Dn,EA ANDI #XXX,EA ANDI #XXX,CCR ANDI #XXX,SR	8, 16, 32 8, 16, 32 8, 16, 32 8 16	$(EA) \cdot Dn \rightarrow Dn$ $Dn \cdot (EA) \rightarrow EA$ $\#XXX \cdot (EA) \rightarrow EA$ $\#XXX \cdot CCR \rightarrow CCR$ $\#XXX \cdot SR \rightarrow SR$
OR	Logical OR	OR EA,Dn OR Dn,EA ORI #XXX,EA ORI #XXX,CCR ORI #XXX,SR	8, 16, 32 8, 16, 32 8, 16, 32 8 16	$(EA) + Dn \rightarrow Dn$ $Dn + (EA) \rightarrow EA$ $\#XXX + (EA) \rightarrow EA$ $\#XXX + CCR \rightarrow CCR$ $\#XXX + SR \rightarrow SR$
EOR	Logical exclusive-OR	EOR DnEA EORI #XXXEA EORI #XXXCCR EORI #XXXSR	8, 16, 32 8, 16, 32 8 16	$Dn \oplus (EA) \rightarrow EA$ #XXX $\oplus (EA) \rightarrow EA$ #XXX $\oplus CCR \rightarrow CCR$ #XXX $\oplus SR \rightarrow SR$
тои	Logical NOT	NOT EA	8, 16, 32	$(\overline{EA}) \rightarrow EA$

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

Rotate MC68000 Instruction

Mnemonic	Meaning	Туре	Operand Size	Operation
ROL	Rotate left	ROL #XXX,Dy ROL Dx,Dy ROL EA	8, 16, 32 8, 16, 32 8, 16, 32	C
ROR	Rotate right	ROR #XXX,Dy ROR Dx,Dy ROR EA	8, 16, 32 8, 16, 32 8, 16, 32	C C
ROXL	Rotate left through extend	ROXL #XXX,Dy ROXL Dx,Dy ROXL EA	8, 16, 32 8, 16, 32 8, 16, 32	$C \leftarrow X \leftarrow$
ROXR	Rotate right through extend	ROXR #XXX,Dy ROXR Dx,Dy ROXR EA	8, 16, 32 8, 16, 32 8, 16, 32	X -> C

Bit Manipulation MC68000 Instruction

Mnemonic	Meaning	Туре	Operand Size	Operation
BTST	Test a bit	BTST #XXX,EA	8, 32	
		BTST Dn,EA	8, 32	\overline{EA} bit $\rightarrow Z$
BSET	Test a bit and	BSET #XXX,EA	8, 32	\overline{EA} bit $\rightarrow Z$
	set	BSET Dn.EA	8, 32	1 → EA bit
BCLR	Test a bit and	BCLR #XXXEA	8, 32	\overline{EA} bit \rightarrow Z
	clear	BCLR Dn.EA	8, 32	$0 \rightarrow EA$ bit
BCHG	Test a bit and	BCHG #XXX,EA	8, 32	\overline{EA} bit $\rightarrow Z$
	change	BCHG Dn,EA	8, 32	\overline{EA} bit \rightarrow EA bit

SEMESTER/SESSION: II/2010/2011

COURSE : MICROPROCESSOR AND

MICROCONTROLLER

PROGRAM: 3 BEE

COURSE CODE: BEE 3233

Bcc Instruction

Instruction	Meaning	Arithmetic	If the test is true
BEQ	EQual to zero	U	Z=1
BNE	Not Equal to zero	U	Z=0
BMI	Minus	U	N=1
BPL	Plus	U	N=0
BCS/LO	Carry Set/LOwer	U	C=1
BCC/HS	Carry Clear/Higher or Same	U	C=0
BVS	oVerflow Set	S	V=1
BVC	oVerflow Clear	S	V=0
BGT	GreaTer than	S	Z+(N⊕V)=0
BLT	Less Than	S	N⊕V=1
BGE	Greater than or Equal	S	N⊕V=0
BLE	Less than or Equal	S	$Z+(N\oplus V)=0$
BHI	Higher	U	C+Z=0
BLS	Lower than or Same	U	C+Z=1

			Marks		Summary	
Q1	a	Comprehension	3	12	Knowledge	0
		Analysis	3	12	Comprehension	16
	b	Synthesize	2	8	Analysis	36
	c	Comprehension	1	4	Synthesize	48
	d	Analysis	4	16	Evaluation	0
		Synthesize	4	16	Total	100
	e	Analysis	2	8		
		Synthesize	6	24		
		Total	25	25		
			Marks		Summary	
Q2	а	Analysis	4	16	Knowledge	0
		Analysis	2	8	Comprehension	0
		Synthesize	4	16	Analysis	84
	b	Analysis	15	60	Synthesize	16
	С	Analyisis	0	0	Evaluation	0
		Synthesize	0	0	Total	100
	d	Analyisis	0	0		
		Synthesize	0	0		
		Total	25	25		
			Marks		Summary	
Q3	а	Knowledge	2	8	Knowledge	8
		Comprehension	4	16	Comprehension	16
	b	Analyisis	1	4	Analysis	28
		Synthesize	3	12	Synthesize	48
	c	Analyisis	4	16	Evaluation	0
		Synthesize	6	24	Total	100
	d	Analyisis	2	8		
		Synthesize	3	12		
		Total	25	25		
			Marks		Summary	
Q4	а	Knowledge	6	24	Knowledge	24
	b	Analysis	3	12	Comprehension	44
		Synthesize	5	20	Analysis	12
	C	Comprehension	11	44	Synthesize	20
		Total	25	100	Evaluation	0
					Total	100
			Marks		Summary	
Q5	а	Comprehension	6	24	Knowledge	20
		Analysis	6	24	Comprehension	44
		Knowledge	5	20	Analysis	24
	b	Comprehension	5	20	Synthesize	12
		Synthesize	3	12	Evaluation	0
		Total	25	100	Total	100