



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER I
SESSION 2009/2010**

SUBJECT NAME : MICROPROCESSOR AND
MICROCONTROLLER

SUBJECT CODE : BEE 3233

COURSE : 3 BEE

DATE OF EXAMINATION : NOVEMBER 2009

DURATION : 3 HOURS

INSTRUCTIONS : ANSWER ALL QUESTIONS IN PART A
AND ANY TWO (2) QUESTIONS
IN PART B

THIS PAPER CONSIST OF 21 PAGES

PART A

- Q1** (a) Figure Q1(a) shows a temperature monitoring system in a plant. What is the best processor for the system (microprocessor or microcontroller)? Give three reasons why do you choose that technology. (5 marks)
- (b) Sketch the circuit of the system in Question 1(a) above by showing the connection between the processor, driver and sensor. (5 marks)
- (c) Parity is a very simple method of error detection in serial communication technique. If parity is enabled, it is declared to be whether Odd or Even parity. Determine the value of the data if we want to transmit the ASCII character as below. Given the transmission system uses one start bit (logic low), one stop bit (logic high) and an Odd parity.
- i) Character 'A'
 - ii) Character 'C'
- (4 marks)
- (d) Figure Q1(d) shows a complete program of transferring an ASCII character using serial communication technique. Analyze the program and answer the following questions:
- i) What is the first address of the program?
 - ii) Calculate the duration of stop bit, T and the speed of the transmission if clock frequency is 4MHz.
 - iii) What is the transmission pin of the P16F84A microcontroller?
 - iv) Sketch the signal on the transmission pin.
- (11 marks)
- Q2** (a) Why a subroutine must not be terminated with a GOTO instruction? What instructions can be used to terminate a subroutine in the PIC 16F84A? (3 marks)
- (b) Figure Q2(b) shows the implementation of a look-up table in PIC 16F84A assembly program. The data returned from the table is determined by reading RA0, RA1 and RA2 of PORTA.
- i) Evaluate the BINARY number output to PORTB for each of the table entries.
 - ii) Explain the use of the ANDLW H'07' instruction in the above code.
- (10 marks)
- (c) Write a subroutine to use Timer 0 to create a fixed time delay of 1000 μ s (1 ms). You may assume that the crystal frequency is 4MHz and that the prescaler is free for use as a $\div 4$ frequency divider. You can ignore any delays introduced by the synchronizing circuit. (12 marks)

PART B

Q3 (a) Figure Q3(a) shows the MC68000's assembly program written in EASY68K simulation software. Analyze the program and answer the following questions:

- i) After the program is assembled, what is the first address of the program and the data respectively?
- ii) After the program is executed, write the value of the data in the Table 3(a) for the given address.
- iii) What is content of the CCR (Conditions Code Register) after the microprocessor executes the ADD.W Numbers+4, D0 instruction?
- iv) What are the addressing modes for instruction ADD.W Numbers,D0?

(12 marks)

(b) What is the difference between MOVE.B #50,D0 and MOVEQ #50,D0? Which instruction to be used if the data is 32-bit and the application has limited memory location to store the program?

(5 marks)

(c) Write a sequence of MC68000's instructions to compare two unsigned byte value located in memory. The first byte is located in \$2000, and the second byte is located in \$2001. Store the bigger value in address location \$2002.

(8 marks)

Q4 Solve the following problems on MC68000 microprocessor system:

(a) Give a reason when you might prefer JSR or BSR in a program.

(4 marks)

(b) Write MC68000's assembly program to implement the following algorithm:

```
D3 = 0;
D4 = 5;
While (D3 < D4)
{
    D3 = D3 + 1;
}
```

(6 marks)

(c) Based on Figure Q4(c), answer the following question for the read cycles of 68000:

- i) In the read cycle timing diagram shown in Figure Q4(c), which of the signals are driven by the processor?
- ii) The data strobes effectively encode three pieces of information for a bus read. Name two of them.
- iii) In the read cycle, AS* and UDS*/LDS* are asserted simultaneously. In a write cycle, UDS*/LDS* are asserted approximately one cycle after AS*. Why?

(5 marks)

- (d) A ROM of 1Kbyte (organized as two 512byte), SRAM of 64Kbyte (organized as two 32K), DRAM of 1Mbyte (organized as two 512K) and a peripherals (PERI) device uses 16 bytes of storage are used in a MC68000 microprocessor system. Design a partial decoder (including memory map) for the system by using A_{23} and A_{22} as an input to be decoded. Your design must show other inputs of the decoder (eg: LDS^*/UDS^* , AS^*) and one output CS^* to indicate how the system will choose an active device at one time clearly.

(10 marks)

- Q5** (a) List five Special Function Registers (SFR) and explain the function of each register that you listed.

(5 marks)

- (b) Write a PIC16F84A assembly language based on the statement below:

- i) Select BANK1.
- ii) Initialize the Port if RA1 and RA2 are connected to the switches while RB3, RB4 and RB5 are connected to LEDs.
- iii) Move 50H to file register 30H.
- iv) Move 8-bit of data from file register named REG1 to another file register name REG2.
- v) Subtract 5 from file register 30H, if the content of 30H is not zero, repeat the subtraction.

(7 marks)

- (c) MC68000 microprocessor is used as a main processor in a mobile robot as shown in Figure Q5(c). The robot has two wheels controlled by two DC motors. To move a robot forward, send \$40 to Port B Data Register (PBDR) of PI/T. To move the robot backward, send \$80 to Port B Data Register (PBDR) of PI/T. To stop the robot, send \$00 to PBDR of PI/T. Given the address of the PBDR is at \$800012 and a one second delay subroutine as below.

```

Delay  MOVE.L  #551800,D1
DEL    SUBQ.L  D1
      BNE     DEL
      RTS

```

- i) Write a program to move robot forward for five seconds, then stop for two seconds and then move backward for five seconds.
- ii) List two advantages of using the direct current (DC) motor in robot applications.

(13 marks)

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
SUBJECT : MICROPROCESSOR AND
MICROCONTROLLER

COURSE : 3 BEE
SUBJECT CODE : BEE 3233




Figure Q1(a)

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

```

PORTB    EQU    06H
TxReg    EQU    20H

        ORG    0H
        MOVLW 0x0
        TRIS  PORTB
start    MOVLW  'A'
        MOVWF TxReg
        CALL  SEND
        MOVLW  'B'
        MOVWF TxReg
        CALL  SEND
        GOTO  stop

SEND     BCF    PORTB,0
        CALL  Delay

        local i=0
        while i<8
        BTFSC TxReg,i
        CALL  SEND_1
        BTFSS TxReg,i
        CALL  SEND_0
        i=i+1
        endw

        BSF   PORTB,0
        CALL  Delay
        CALL  Delay
        RETURN

SEND_1   BSF   PORTB,0
        CALL  Delay
        RETURN

SEND_0   BCF   PORTB,0
        CALL  Delay
        RETURN

Delay    MOVLW  d'33'
        MOVWF 30H
loop     DECFSZ 30H
        GOTO  loop
        RETURN

stop     END

```

Figure Q1(d)

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

STORE	EQU	H' 59'
LOOP	MOVF	PORTA, W
	ANDLW	H' 07'
	CALL	TABLE
	MOVWF	PORTB
	GOTO	LOOP
TABLE	ADDWF	PCL, F
	RETLW	D' 255'
	RETLW	0
	RETLW	H' 9F'
	RETURN	
	RETLW	'Z'
	GOTO	OTHER
	RETLW	H' 7C'
	RETLW	'a'
OTHER	RETLW	STORE

Figure Q2(b)

CODE	EQU	\$1000
DATA	EQU	\$2000
PROG	ORG	CODE
	MOVE.W	NUMBERS, D0
	ADD.W	NUMBERS+2, D0
	ADD.W	NUMBERS+4, D0
	MOVE.W	D0, SUM
NUMBERS	ORG	DATA
	DC.W	\$0011
	DC.W	\$0022
	DC.W	\$0033
SUM	DC.W	0
	END	PROG

Figure Q3(a)

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

Table 3(a)

Address	2000	2002	2004	2006
Content				




Figure Q4(c)

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
SUBJECT : MICROPROCESSOR AND
MICROCONTROLLER

COURSE : 3 BEE
SUBJECT CODE : BEE 3233




Figure Q5(c)

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

Special Function Register (SFR) File Summary for PIC16F84A

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page	
Bank 0												
00h	INDF	Uses contents of FSR to address Data Memory (not a physical register)								----	----	11
01h	TMR0	8-bit Real-Time Clock/Counter								xxxx	xxxx	20
02h	PCL	Low Order 8 bits of the Program Counter (PC)								0000	0000	11
03h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	C	0001	1xxx	8
04h	FSR	Indirect Data Memory Address Pointer 0								xxxx	xxxx	11
05h	PORTA ⁽⁴⁾	—	—	—	RA4/T0CKI	RA3	RA2	RA1	RA0	--x	xxxx	16
06h	PORTB ⁽⁵⁾	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx	xxxx	18
07h	—	Unimplemented location, read as '0'								—	—	—
08h	EEDATA	EEPROM Data Register								xxxx	xxxx	13,14
09h	EEADR	EEPROM Address Register								xxxx	xxxx	13,14
0Ah	PCLATH	—	—	—	Write Buffer for upper 5 bits of the PC ⁽¹⁾				---	0000	11	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	10
Bank 1												
80h	INDF	Uses Contents of FSR to address Data Memory (not a physical register)								----	----	11
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111	1111	9
82h	PCL	Low order 8 bits of Program Counter (PC)								0000	0000	11
83h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	C	0001	1xxx	8
84h	FSR	Indirect data memory address pointer 0								xxxx	xxxx	11
85h	TRISA	—	—	—	PORTA Data Direction Register				---	1111	16	
86h	TRISB	PORTB Data Direction Register								1111	1111	18
87h	—	Unimplemented location, read as '0'								—	—	—
88h	EECON1	—	—	—	EEIF	WRERR	WREN	WR	RD	---	x000	13
89h	EECON2	EEPROM Control Register 2 (not a physical register)								----	----	14
0Ah	PCLATH	—	—	—	Write buffer for upper 5 bits of the PC ⁽¹⁾				---	0000	11	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	10

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.

2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.

3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.

4: On any device RESET, these pins are configured as inputs.

5: This is the value that will be in the port output latch.

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

STATUS Register of PIC16F84A

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
	IRP	RP1	RP0	$\overline{\text{TO}}$	PD	Z	DC	C
bit 7								bit 0

bit 7-6 **Unimplemented:** Maintain as '0'

bit 5 **RP0:** Register Bank Select bits (used for direct addressing)
 01 = Bank 1 (80h - FFh)
 00 = Bank 0 (00h - 7Fh)

bit 4 **$\overline{\text{TO}}$:** Time-out bit
 1 = After power-up, CLRWD $\overline{\text{T}}$ instruction, or SLEEP instruction
 0 = A WDT time-out occurred

bit 3 **PD:** Power-down bit
 1 = After power-up or by the CLRWD $\overline{\text{T}}$ instruction
 0 = By execution of the SLEEP instruction

bit 2 **Z:** Zero bit
 1 = The result of an arithmetic or logic operation is zero
 0 = The result of an arithmetic or logic operation is not zero

bit 1 **DC:** Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)
 1 = A carry-out from the 4th low order bit of the result occurred
 0 = No carry-out from the 4th low order bit of the result

bit 0 **C:** Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)
 1 = A carry-out from the Most Significant bit of the result occurred
 0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

OPTION Register of PIC16F84A / PIC16C71

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

- bit 7** **RBPU:** PORTB Pull-up Enable bit
 1 = PORTB pull-ups are disabled
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6** **INTEDG:** Interrupt Edge Select bit
 1 = Interrupt on rising edge of RB0/INT pin
 0 = Interrupt on falling edge of RB0/INT pin
- bit 5** **T0CS:** TMR0 Clock Source Select bit
 1 = Transition on RA4/T0CKI pin
 0 = Internal instruction cycle clock (CLKOUT)
- bit 4** **T0SE:** TMR0 Source Edge Select bit
 1 = Increment on high-to-low transition on RA4/T0CKI pin
 0 = Increment on low-to-high transition on RA4/T0CKI pin
- bit 3** **PSA:** Prescaler Assignment bit
 1 = Prescaler is assigned to the WDT
 0 = Prescaler is assigned to the Timer0 module
- bit 2-0** **PS2:PS0:** Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

INTCON Register of PIC16F84A

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit 7							bit 0

- bit 7** **GIE:** Global Interrupt Enable bit
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
- bit 6** **EEIE:** EE Write Complete Interrupt Enable bit
 1 = Enables the EE Write Complete interrupts
 0 = Disables the EE Write Complete interrupt
- bit 5** **TOIE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4** **INTE:** RB0/INT External Interrupt Enable bit
 1 = Enables the RB0/INT external interrupt
 0 = Disables the RB0/INT external interrupt
- bit 3** **RBIE:** RB Port Change Interrupt Enable bit
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2** **TOIF:** TMR0 Overflow Interrupt Flag bit
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1** **INTF:** RB0/INT External Interrupt Flag bit
 1 = The RB0/INT external interrupt occurred (must be cleared in software)
 0 = The RB0/INT external interrupt did not occur
- bit 0** **RBIF:** RB Port Change Interrupt Flag bit
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 0 = None of the RB7:RB4 pins have changed state

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

Special Function Register (SFR) File Summary for PIC16C71

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (1)
Bank 0											
00h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000
01h	TMR0	Timer0 module's register								xxxx xxxx	uuuu uuuu
02h ⁽³⁾	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000
03h ⁽³⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	C	0001 1xxx	000q quuu
04h ⁽³⁾	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	—	PORTA Data Latch when written: PORTA pins when read					---x 0000	---u 0000
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								xxxx xxxx	uuuu uuuu
07h	—	Unimplemented								—	—
08h	ADCON0	ADCS1	ADCS0	(6)	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
09h ⁽³⁾	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu
0Ah ^(2,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000
0Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
Bank 1											
80h ⁽³⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000
81h	OPTION	RBP \bar{U}	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽³⁾	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000
83h ⁽³⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu
84h ⁽³⁾	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
85h	TRISA	—	—	—	PORTA Data Direction Register					---1 1111	---1 1111
86h	TRISB	PORTB Data Direction Control Register								1111 1111	1111 1111
87h ⁽⁴⁾	PCON	—	—	—	—	—	—	POR	BOR	---- --qq	---- --uu
88h	ADCON1	—	—	—	—	—	—	PCFG1	PCFG0	---- --00	---- --00
89h ⁽³⁾	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu
8Ah ^(2,3)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000
8Bh ⁽³⁾	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.
 Shaded locations are unimplemented, read as '0'.

- Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset
 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 3: These registers can be addressed from either bank.
 4: The PCON register is not physically implemented in the PIC16C71. read as '0'.
 5: The IRP and RP1 bits are reserved on the PIC16C710/71/711. always maintain these bits clear.
 6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented. read as '0'.

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

STATUS Register of PIC16C71

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	C	
bit7								bit0

R = Readable bit
 W = Writable bit
 U = Unimplemented bit,
 read as '0'
 - n = Value at POR reset

- bit 7: **IRP**: Register Bank Select bit (used for indirect addressing)
 1 = Bank 2, 3 (100h - 1FFh)
 0 = Bank 0, 1 (00h - FFh)
- bit 6-5: **RP1:RP0**: Register Bank Select bits (used for direct addressing)
 11 = Bank 3 (180h - 1FFh)
 10 = Bank 2 (100h - 17Fh)
 01 = Bank 1 (80h - FFh)
 00 = Bank 0 (00h - 7Fh)
 Each bank is 128 bytes
- bit 4: **TO**: Time-out bit
 1 = After power-up, **CLRWDT** instruction, or **SLEEP** instruction
 0 = A WDT time-out occurred
- bit 3: **PD**: Power-down bit
 1 = After power-up or by the **CLRWDT** instruction
 0 = By execution of the **SLEEP** instruction
- bit 2: **Z**: Zero bit
 1 = The result of an arithmetic or logic operation is zero
 0 = The result of an arithmetic or logic operation is not zero
- bit 1: **DC**: Digit carry/borrow bit (**ADDWF, ADDLW, SUBLW, SUBWF** instructions)(for borrow the polarity is reversed)
 1 = A carry-out from the 4th low order bit of the result occurred
 0 = No carry-out from the 4th low order bit of the result
- bit 0: **C**: Carry/borrow bit (**ADDWF, ADDLW, SUBLW, SUBWF** instructions)
 1 = A carry-out from the most significant bit of the result occurred
 0 = No carry-out from the most significant bit of the result occurred
 Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (**RRF, RLF**) instructions, this bit is loaded with either the high or low order bit of the source register.

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

INTCON Register of PIC16C71

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit7							bit0

- | | |
|--|---|
| | R = Readable bit
W = Writable bit
U = Unimplemented bit.
read as '0'
- n = Value at POR reset |
|--|---|
- bit 7: **GIE:**⁽¹⁾ Global Interrupt Enable bit
 1 = Enables all un-masked interrupts
 0 = Disables all interrupts
- bit 6: **ADIE:** A/D Converter Interrupt Enable bit
 1 = Enables A/D interrupt
 0 = Disables A/D interrupt
- bit 5: **TOIE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4: **INTE:** RB0/INT External Interrupt Enable bit
 1 = Enables the RB0/INT external interrupt
 0 = Disables the RB0/INT external interrupt
- bit 3: **RBIE:** RB Port Change Interrupt Enable bit
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2: **TOIF:** TMR0 Overflow Interrupt Flag bit
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1: **INTF:** RB0/INT External Interrupt Flag bit
 1 = The RB0/INT external interrupt occurred (must be cleared in software)
 0 = The RB0/INT external interrupt did not occur
- bit 0: **RBIF:** RB Port Change Interrupt Flag bit
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 0 = None of the RB7:RB4 pins have changed state

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

ADCON0 Register of PIC16C71

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS1	ADCS0	— (1)	CHS1	CHS0	GO/DONE	ADIF	ADON

bit7

bit0

R = Readable bit
W = Writable bit
U = Unimplemented bit, read as '0'
- n = Value at POR reset

bit 7-6: **ADCS1:ADCS0**: A/D Conversion Clock Select bits

00 = Fosc/2
 01 = Fosc/8
 10 = Fosc/32
 11 = FRC (clock derived from an RC oscillation)

bit 5: **Unimplemented**: Read as '0'.

bit 4-3: **CHS1:CHS0**: Analog Channel Select bits

00 = channel 0, (RA0/AN0)
 01 = channel 1, (RA1/AN1)
 10 = channel 2, (RA2/AN2)
 11 = channel 3, (RA3/AN3)

bit 2: **GO/DONE**: A/D Conversion Status bit

If ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion)
 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: **ADIF**: A/D Conversion Complete Interrupt Flag bit

1 = conversion is complete (must be cleared in software)
 0 = conversion is not complete

bit 0: **ADON**: A/D On bit

1 = A/D converter module is operating
 0 = A/D converter module is shutoff and consumes no operating current

Note 1: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

ADCON1 Register of PIC16C71



R = Readable bit
 W = Writable bit
 U = Unimplemented
 bit, read as '0'
 - n = Value at POR reset

bit 7-2: **Unimplemented:** Read as '0'

bit 1-0: **PCFG1:PCFG0:** A/D Port Configuration Control bits

PCFG1:PCFG0	RA1 & RA0	RA2	RA3	VREF
00	A	A	A	VDD
01	A	A	VREF	RA3
10	A	D	D	VDD
11	D	D	D	VDD

A = Analog input

D = Digital I/O

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

PIC16F84A Instruction Set Summary

Mnemonic. Operands	Description	Cycles	14-Bit Opcode		Status Affected	Notes	
			MSb	LSb			
BYTE-ORIENTED FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111 dfff ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101 dfff ffff	Z	1,2
CLRF	f	Clear f	1	00	0001 1fff ffff	Z	2
CLRWF	-	Clear W	1	00	0001 0xxx xxxx	Z	
COMF	f, d	Complement f	1	00	1001 dfff ffff	Z	1,2
DECWF	f, d	Decrement f	1	00	0011 dfff ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011 dfff ffff		1,2,3
INCF	f, d	Increment f	1	00	1010 dfff ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111 dfff ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100 dfff ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000 dfff ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000 1fff ffff		
NOP	-	No Operation	1	00	0000 0xxx 0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101 dfff ffff	C	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100 dfff ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010 dfff ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110 dfff ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110 dfff ffff	Z	1,2
BIT-ORIENTED FILE REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb bfff ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb bfff ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb bfff ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb bfff ffff		3
LITERAL AND CONTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x kkkk kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001 kkkk kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk kkkk kkkk		
CLRWDI	-	Clear Watchdog Timer	1	00	0000 0110 0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk kkkk kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000 kkkk kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx kkkk kkkk		
RETFIE	-	Return from interrupt	2	00	0000 0000 1001		
RETLW	k	Return with literal in W	2	11	01xx kkkk kkkk		
RETURN	-	Return from Subroutine	2	00	0000 0000 1000		
SLEEP	-	Go into standby mode	1	00	0000 0110 0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x kkkk kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010 kkkk kkkk	Z	

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

Bcc (Branch Conditionally) Instruction

Instruction	Meaning	Arithmetic	If the test is true
BEQ	Equal to zero	U	Z=1
BNE	Not Equal to zero	U	Z=0
BMI	Minus	U	N=1
BPL	Plus	U	N=0
BCS LO	Carry Set/Lower	U	C=1
BCC/HS	Carry Clear/Higher or Same	U	C=0
BVS	oVerflow Set	S	V=1
BVC	oVerflow Clear	S	V=0
BGT	GreaTer than	S	$Z+(N\oplus V)=0$
BLT	Less Than	S	$N\oplus V=1$
BGE	Greater than or Equal	S	$N\oplus V=0$
BLE	Less than or Equal	S	$Z+(N\oplus V)=0$
BHI	Higher	U	C+Z=0
BLS	Lower than or Same	U	C+Z=1

FINAL EXAMINATION

SEMESTER/SESSION : I/2009/2010
 SUBJECT : MICROPROCESSOR AND
 MICROCONTROLLER

COURSE : 3 BEE
 SUBJECT CODE : BEE 3233

ASCII Conversion Table

HEX	MSD	0	1	2	3	4	5	6	7
LSD	BITS	000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SPAC E	0	@	P	-	P
1	0001	SOH	DC1	!	1	A	Q	a	Q
2	0010	STX	DC2	"	2	B	R	b	R
3	0011	ETX	DC3	#	3	C	S	c	S
4	0100	EOT	DC4	\$	4	D	T	d	T
5	0101	ENQ	NAK	%	5	E	U	e	U
6	0110	ACK	SYN	&	6	F	V	f	V
7	0111	BEL	ETB		7	G	W	g	W
8	1000	BS	CAN	(8	H	X	h	X
9	1001	HT	EM)	9	I	Y	i	Y
A	1010	LF	SUB	*	:	J	Z	j	z
B	1011	VT	ESC	+	;	K	[k	{
C	1100	FF	FS	'	<	L	\	l	--
D	1101	CR	GS	-	=	M]	m	}
E	1110	SO	RS	.	>	N	^	n	~
F	1111	SI	US	/	?	O	←	o	DEL