

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION SEMESTER I SESSION 2009/2010

SUBJECT NAMA	:	ELECTRONIC DIGIT
SUBJECT CODE	:	DEE 2123
COURSE	:	2 DET / DEE / DEX
EXAMINATION DATE	:	NOVEMBER 2009
DURATION	:	2 ½ HOURS
INSTRUCTION	:	PART A: ANSWER ALL QUESTIONS PART B: ANSWER THREE (3) QUESTIONS OUT OF FIVE (5) QUESTIONS

THIS PAPER CONSIST OF 11 PAGES

		DEE 2123	
PAR	T A (Sh	now all steps)	
Q1	(a)	Express the number 137.05 as a sum of product by multiplying each digit by appropriate weight.	its (2 marks)
	(b)	Multiply the binary numbers 1011 and 1111.	(2 marks)
	(c)	Add the BCD numbers 147 and 75.	(2 marks)
Q2	(a)	Find the 2's complement of the number -29.	(2 marks)
	(b)	Using 2's complement number method add the numbers – 22 and -11.	(2 marks)
	(c)	Convert the Gray code 10101111 to binary number.	(2 marks)
Q3	(a)	Prove that $A + A'B = A + B$.	(2 marks)
	(b)	Sketch the output waveform X for an exclusive-OR gate with the given input A and B shown in Figure Q3 (b)	t waveforms
			(2 marks)
	(c)	Draw the distinctive shape how an AND gate can be produced from a cor the NOR gates only?	nbination of (2 marks)

Thin

2

DEE 2123 Simplify the expression A'BC' + A'BC + ABC' Q4 (a) (2 marks) (b) Apply the De Morgan's theorem, to solve the expression M'N LN' (LMN) (2 marks) Write the Boolean equation at each output stage for the circuit shown in Figure Q4(c). (c) Use De Morgan's theorem and Boolean algebra rules to simplify the output expression at C. (2 marks) Q5 By using the truth table method, convert the non standard expression of A' + AB' +(a) AB'C into the standard SOP form. (4 marks) Map the Boolean expression A'B'C' + A'B'C + A'BC' + ABC + AB'C' + AB'C into (b) the Karnaugh map (2 marks) (c) From your answer in Q5 (b) above, group the cell contents to get the simplest Boolean expression. (4 marks) Q6 (a) From the half adder truth table: i) Derive the expression for Cout and SUM (2 marks) ii) From your expression in Q6 (a) (i), draw the logic diagram for the half adder. (2 marks) **(b)** Figure Q6 (b) show the incomplete connection and data for a 3 bits parallel adder. Complete the given figure to show the correct connection and correct data location and the sum and intermediate carries when the binary numbers 110 and 101 are being added. (2 marks)

DEE 2123

PAR	RT B (SI	how all steps)	
Q 7	Exan	nine the circuit given in Figure Q7.	
	(a)	By assuming no voltage drop across the resistor, the voltage +5V will giv HIGH, and ground as LOW, complete the given table for input and o switching conditions as given in the table	ve the input as output for the
		switching conditions as given in the table.	(5 marks)
	(b)	Write the Boolean expression for the output at each gate. Obtain the simple for the output Z	est expression
			(5 marks)
	(c)	(c) Map the data for output Z, into Karnaugh Map. Regroup the cells and get the expression for POS and SOP.	
			(5 marks)
	(d)	Using both your simplified expression, draw the logic gate.	(5 marks)
Q8	(a)	Convert the decimal number +13 into its sign magnitude number.	(2 marks)
	(b)	Using repeat division method, convert the decimal number 48 to binary number 48 to bin	umber. (2 marks)
	(c)	Perform the division of 100110 with 11	(3 marks)
	(d)	Using the 2's complement number system and eight bit binary add the with -20.	numbers – 64
			(3 marks)
	(e)	Convert the hexadecimal number B4F to decimal number	(3 marks)
	(f)	Convert the decimal number 137 to binary number and to BCD number. say between binary number and BCD number?	What can you
			(4 marks)
	(g)	Add the BCD numbers 59 and 38.	(3 marks)

(a) Using mathematical method, convert the Boolean expression (K+L')(M+N') into	D
standard POS Ionn. (5	i marks)
(b) Using mathematical method, convert the Boolean expression $PQ+R'S+Q'$ into it	tS
standard form. (5	i marks)
 (c) Map the Boolean expression (B+C+D) (A+B+C'+D) (A'+B+C+D') (A+B'+C+D) (A'+B'+C+D) into a K map. From your Karnaugh map, group the cell contents and get the minimum ex for SOP and POS. 	arnaugh pression
(10) marks)
(a) Figure Q10 (a) shows a logic symbol and data selection for a 1 of 4 multiple data output is equal to D0 only if S1=0 and S0=0. This data output follows selection table given.	xer. The the data
(i) From this information derive the total expression for the data output.	
(i) Draw the logic diagram for a 4 input multiplexer.	ō marks)
(4	I marks)
(b) If the data input for the 4 input multiplexer is given as in Figure Q10 (b), of output waveform X in relation to the inputs	draw the
(10) marks)
(a) (i) Build a full-adder truth table.	8 marks)
(a) (i) Build a full-adder truth table. (3	
 (a) (i) Build a full-adder truth table. (3 (ii) Using an example of 2 random binary numbers combinations prove yo table by binary addition method. 	our truth
 (a) (i) Build a full-adder truth table. (3 (ii) Using an example of 2 random binary numbers combinations prove you table by binary addition method. (2 	our truth 2 marks)
 (a) (i) Build a full-adder truth table. (3 (ii) Using an example of 2 random binary numbers combinations prove you table by binary addition method. (2 (b) From your truth table in Q11 (a), derive the expression for full adder circuit. (10) 	our truth 2 marks)) marks)













