



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

PEPERIKSAAN AKHIR SEMESTER II SESI 2008/09

NAMA MATA PELAJARAN : APLIKASI MIKROPENGAWAL
KOD MATA PELAJARAN : BER 4223
KURSUS : 4 BEE
TARIKH PEPERIKSAAN : APRIL 2009
JANGKA MASA : 3 JAM
ARAHAN : JAWAB SOALAN BAHAGIAN A
DAN TIGA (3) SOALAN
BAHAGIAN B.

KERTAS SOALAN INI MENGANDUNGI DUA PULUH DUA (22) MUKA SURAT

PART A (40 MARKS)

This part only has one (1) question.

Q1 The simple dishwasher system as shown in Figure Q1 is controlled by PIC18F4520 with the 16MHz of external oscillator.

- (a) Identify the input and output device involved in this system by referring to Figure Q1(a). State the logic signal (High or Low) at microcontroller's pins that represented by the input/output devices when they are activated. Give reasons for each statement.

(7 marks)

- (b) Complete the following program codes of the system by referring to the process control as given in Figure Q1(b). Note that the time delay for water inlet, drain, and detergent solenoid to be ON and OFF is 1 minute.

//START OF PROGRAM CODE

```
#include <p18f4520.h>
#include <delays.h>
```

```
void chk_isr(void);
void DoCycles(void);
void INTO_ISR(void);
void minDelay(unsigned char itime);
```

```
#pragma code Hi_Prio_Int = 0x0008
void Hi_prio_Int(void)
{
    chk_isr();
}
#pragma code
```

```
#pragma interrupt chk_isr
void chk_isr(void)
```

(i)	<i>//Your Code Here</i>	(2 marks)
-----	-------------------------	-----------

```
void main(void)
{
    //System Initialization and Configuration
```

(ii)	<i>//Your Code Here</i>	(5 marks)
------	-------------------------	-----------

```

// System Running
while (PORTBbits.RB1==0); //wait WASH button
DoCycles();
while(1);
}

```

```

void DoCycles(void)
{

```

(iii)	<i>//Your Code Here</i>	(16 marks)
-------	-------------------------	------------

```

}

```

```

void INT0_ISR(void)
{

```

(iv)	<i>//Your Code Here</i>	(6 marks)
------	-------------------------	-----------

```

}

```

```

//Subroutine of minute using delays.h function library

```

```

void minDelay(unsigned char itime)
{

```

(v)	<i>//Your Code Here</i>	(4 marks)
-----	-------------------------	-----------

```

}

```

```

//END OF PROGRAM CODE

```

PART B

Answer only three (3) of five (5) questions.

- Q2** A PIC18F4520 microcontroller circuit as shown in Figure Q2 is used to measure the voltage of Lead-Acid battery from 0V to 18V. Assume that the external crystal oscillator is 24MHz, V_{ref+} is +5V, V_{ref-} is GND and analog input is configured only at AN0.
- Find the values of resistor R2. (3 marks)
 - If the voltage of Lead-Acid battery is 9V, calculate the digital binary output. (4 marks)
 - Suggest a proper *A/D Conversion Clock Select bits (ADCS2:ADCS0)* to produce a valid A/D data. Provide a strong reason why that conversion clock is selected. (4 marks)
 - Write a program code in *main ()* function to always read ADC result using polling method. Set the conversion result for left justified and save it in a variable of *unsigned int y*. (9 marks)
- Q3**
- Calculate the number of steps per revolution for a step angle of stepper motor 2.0 degrees and find the motor speed if rpm is 4500. (4 marks)
 - A unipolar stepper motor is connected to the PIC18F4520 microcontroller system. The direction of motor is controlled by switch SW1 and SW2. If switch SW1 is pressed, the motor will move clockwise and if switch SW2 is pressed, the motor will move counter clockwise. If both switches are not pressed, the motor is stop.
 - Design a circuit of the motor and switches interface to the microcontroller. (6 marks)
 - Write a complete C18 program code to control the motor in the 4-step (wave-drive) sequence that based on status of switch SW1 and SW2. (10 marks)
- Q4**
- Explain briefly the difference between synchronous and asynchronous communication method. (3 marks)
 - The PIC18F4520 has external oscillator XTAL = 24MHz and want to

BER 4223

transfer/receive asynchronous 8-bit data serially, one start bit, and one stop bit, and the desired baud rate is 11.2kbps.

- (i) Obtain the SPBRG value of 8-bit generator for BRGH = 0 and BRGH = 1. (4 marks)
- (ii) Determine which BRGH value should be used to get the precise baud rate. (4 marks)
- (iii) Based on selection setting in Q5(c)(ii), write a C18 subroutine of UART configuration and transmission of the "BER4223" message by using polling method. (9 marks)

- Q5**
- (a) State the difference between the single-byte and burst modes in terms of the /CE signal. (2 marks)
 - (b) DS1306 is a real time clock (RTC) chip. Draw the SPI connection between PIC18F4520 and DS1306 chips. Show your direction of data input and output arrows. (6 marks)
 - (c) Write a subroutine C18 program code to set a time to "10:55:27 PM", day to Monday (1), and date to "30 June 3010". Assume XTAL=40MHz. Configure the SPI with read at middle, send on active edge and 5MHz clock speed. The register of DS1306 is given in Table Q5(c) (12 marks)
- Q6**
- (a) Give two advantages of I²C over UART protocol. (2 marks)
 - (b) Sketch and explain the I²C data transmission of SCL and SDA lines for write mode operation (8 marks)
 - (c) What value should be written into the SSPADD register so that the I²C module can operated at 400KHz if $f_{osc} = 24\text{MHz}$. (2 marks)
 - (d) Write a function to initialize the MSSP module to operate in the I²C mode that based on Q6(c) requirement. (8 marks)

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/2009
MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
KOD MATAPELAJARAN : BER4223




FIGURE 01

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223




FIGURE 01(a)

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223




FIGURE Q1(b)




FIGURE Q2

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER I / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

Table Q5(c)

HEX Address		DATA RANGE							
READ	WRITE	D7	D6	D5	D4	D3	D2	D1	D0
0x00	0x80	0	10 SEC			SEC			
0x01	0x81	0	10 MIN			MIN			
0x02	0x82	0	24/12	20HR P/A	10 HR	HOURS			
0x03	0x83	0	0	0	0	0	DAY		
0x04	0x84	0	0	10 DATE			DATE		
0x05	0x85	0	0	10 MONTH			MONTH		
0x06	0x86	0	10 YEAR			YEAR			
ALARM FUNCTIONS									
0x0F	0x8F	CONTROL REGISTER							
0x10	0x90	STATUS REGISTER							
0x11	0x91	TRICKLE CHARGER REGISTER							

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
KOD MATAPELAJARAN : BER4223

APPENDIX 1

ANALOG TO DIGITAL CONTROL REGISTER 0 (ADCON0)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON
						bit 0	
							bit 7

bit 7-6 **ADCS1:ADCS0**: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <ADCS2>	ADCON0 <ADCS1:ADCS0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	Frc (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	Frc (clock derived from the internal A/D RC oscillator)

bit 5-3 **CHS2:CHS0**: Analog Channel Select bits

- 000 = Channel 0 (AN0)
- 001 = Channel 1 (AN1)
- 010 = Channel 2 (AN2)
- 011 = Channel 3 (AN3)
- 100 = Channel 4 (AN4)
- 101 = Channel 5 (AN5)⁽¹⁾
- 110 = Channel 6 (AN6)⁽¹⁾
- 111 = Channel 7 (AN7)⁽¹⁾

Note 1: These channels are unimplemented on PIC18F2X8 (28-pin) devices. Do not select any unimplemented channel.

bit 2 **GO/DONE**: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress

bit 1 **Unimplemented**: Read as '0'

bit 0 **ADON**: A/D On bit

- 1 = A/D converter module is powered up
- 0 = A/D converter module is shut-off and consumes no operating current

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 2

ANALOG TO DIGITAL CONTROL REGISTER 1 (ADCON1)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7				bit 0			

bit 7 **ADFM:** A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 **ADCS2:** A/D Conversion Clock Select bit (ADCON1 bits in bold)

ADCON1 <ADCS2>	ADCON0 <ADCS1:ADCS0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	Frc (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	Frc (clock derived from the internal A/D RC oscillator)

bit 5-4 **Unimplemented:** Read as '0'

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C / R
0000	A	A	A	A	A	A	A	A	VDD	VSS	8 / 0
0001	A	A	A	A	VREF+	A	A	A	AN3	VSS	7 / 1
0010	D	D	D	A	A	A	A	A	VDD	VSS	5 / 0
0011	D	D	D	A	VREF+	A	A	A	AN3	VSS	4 / 1
0100	D	D	D	D	A	D	A	A	VDD	VSS	3 / 0
0101	D	D	D	D	VREF+	D	A	A	AN3	VSS	2 / 1
011x	D	D	D	D	D	D	D	D	—	—	0 / 0
1000	A	A	A	A	VREF+	VREF-	A	A	AN3	AN2	6 / 2
1001	D	D	A	A	A	A	A	A	VDD	VSS	6 / 0
1010	D	D	A	A	VREF+	A	A	A	AN3	VSS	5 / 1
1011	D	D	A	A	VREF+	VREF-	A	A	AN3	AN2	4 / 2
1100	D	D	D	A	VREF+	VREF-	A	A	AN3	AN2	3 / 2
1101	D	D	D	D	VREF+	VREF-	A	A	AN3	AN2	2 / 2
1110	D	D	D	D	D	D	D	A	VDD	VSS	1 / 0
1111	D	D	D	D	VREF+	VREF-	D	A	AN3	AN2	1 / 2

A = Analog input D = Digital I/O

C / R = # of analog input channels / # of A/D voltage references

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 3

INTERRUPT CONTROL REGISTER (INTCON)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7								bit 0

- bit 7 **GIE/GIEH:** Global Interrupt Enable bit
When IPEN = 0,
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
When IPEN = 1,
 1 = Enables all high priority interrupts
 0 = Disables all interrupts
- bit 6 **PEIE/GIEL:** Peripheral Interrupt Enable bit
When IPEN = 0,
 1 = Enables all unmasked peripheral interrupts
 0 = Disables all peripheral interrupts
When IPEN = 1,
 1 = Enables all low priority peripheral interrupts
 0 = Disables all low priority peripheral interrupts
- bit 5 **TMR0IE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 overflow interrupt
 0 = Disables the TMR0 overflow interrupt
- bit 4 **INT0IE:** INT0 External Interrupt Enable bit
 1 = Enables the INT0 external interrupt
 0 = Disables the INT0 external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2 **TMR0IF:** TMR0 Overflow Interrupt Flag bit
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1 **INT0IF:** INT0 External Interrupt Flag bit
 1 = The INT0 external interrupt occurred (must be cleared in software)
 0 = The INT0 external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 0 = None of the RB7:RB4 pins have changed state

Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 4

INTERRUPT CONTROL REGISTER 2 (INTCON2)

	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP
bit 7								bit 0

- bit 7 **RBPU**: PORTB Pull-up Enable bit
 1 = All PORTB pull-ups are disabled
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 **INTEDG0**: External Interrupt 0 Edge Select bit
 1 = Interrupt on rising edge
 0 = Interrupt on falling edge
- bit 5 **INTEDG1**: External Interrupt 1 Edge Select bit
 1 = Interrupt on rising edge
 0 = Interrupt on falling edge
- bit 4 **INTEDG2**: External Interrupt 2 Edge Select bit
 1 = Interrupt on rising edge
 0 = Interrupt on falling edge
- bit 3 **Unimplemented**: Read as '0'
- bit 2 **TMR0IP**: TMR0 Overflow Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 1 **Unimplemented**: Read as '0'
- bit 0 **RBIP**: RB Port Change Interrupt Priority bit
 1 = High priority
 0 = Low priority

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
KOD MATAPELAJARAN : BER4223

APPENDIX 5

TRANSMIT STATUS AND CONTROL REGISTER (TXSTA)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
						bit 0	
bit 7							

- bit 7 CSRC:** Clock Source Select bit
Asynchronous mode.
 Don't care.
Synchronous mode.
 1 = Master mode (clock generated internally from BRG)
 0 = Slave mode (clock from external source)
- bit 6 TX9:** 9-bit Transmit Enable bit
 1 = Selects 9-bit transmission
 0 = Selects 8-bit transmission
- bit 5 TXEN:** Transmit Enable bit
 1 = Transmit enabled
 0 = Transmit disabled
Note: SREN/CREN overrides TXEN in Sync mode.
- bit 4 SYNC:** EUSART Mode Select bit
 1 = Synchronous mode
 0 = Asynchronous mode
- bit 3 SENDB:** Send Break Character bit
Asynchronous mode.
 1 = Send Sync Break on next transmission (cleared by hardware upon completion)
 0 = Sync Break transmission completed
Synchronous mode.
 Don't care.
- bit 2 BRGH:** High Baud Rate Select bit
Asynchronous mode.
 1 = High speed
 0 = Low speed
Synchronous mode.
 Unused in this mode.
- bit 1 TRMT:** Transmit Shift Register Status bit
 1 = TSR empty
 0 = TSR full
- bit 0 TX9D:** 9th bit of Transmit Data
 Can be address/data bit or a parity bit.

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II/ 2008/ 2009
MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
KOD MATAPELAJARAN : BER4223

APPENDIX 6

RECEIVE STATUS AND CONTROL REGISTER (RCSTA)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	FX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7						bit 0	

- bit 7 SPEN:** Serial Port Enable bit
1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)
0 = Serial port disabled (held in Reset)
- bit 6 RX9:** 9-bit Receive Enable bit
1 = Selects 9-bit reception
0 = Selects 8-bit reception
- bit 5 SREN:** Single Receive Enable bit
Asynchronous mode:
Don't care.
Synchronous mode – Master:
1 = Enables single receive
0 = Disables single receive
This bit is cleared after reception is complete.
Synchronous mode – Slave:
Don't care.
- bit 4 CREN:** Continuous Receive Enable bit
Asynchronous mode:
1 = Enables receiver
0 = Disables receiver
Synchronous mode:
1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0 = Disables continuous receive
- bit 3 ADDEN:** Address Detect Enable bit
Asynchronous mode 9-bit (RX9 = 1):
1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set
0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit
Asynchronous mode 8-bit (RX9 = 0):
Don't care.
- bit 2 FERR:** Framing Error bit
1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)
0 = No framing error
- bit 1 OERR:** Overrun Error bit
1 = Overrun error (can be cleared by clearing bit CREN)
0 = No overrun error
- bit 0 RX9D:** 9th bit of Received Data
This can be address/data bit or a parity bit and must be calculated by user firmware

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 7

BAUD RATE CONTROL REGISTER (BAUDCON)

RW-0	R-1	U-0	RW-0	RW-0	U-0	RW-0	RW-0
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN
							bit 0
							bit 7

- bit 7** **ABDOVF:** Auto-Baud Acquisition Rollover Status bit
 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software)
 0 = No BRG rollover has occurred
- bit 6** **RCIDL:** Receive Operation Idle Status bit
 1 = Receive operation is Idle
 0 = Receive operation is active
- bit 5** **Unimplemented:** Read as '0'
- bit 4** **SCKP:** Synchronous Clock Polarity Select bit
Asynchronous mode:
 Unused in this mode.
Synchronous mode:
 1 = Idle state for clock (CK) is a high level
 0 = Idle state for clock (CK) is a low level
- bit 3** **BRG16:** 16-bit Baud Rate Register Enable bit
 1 = 16-bit Baud Rate Generator – SPBRGH and SPBRG
 0 = 8-bit Baud Rate Generator – SPBRG only (Compatible mode), SPBRGH value ignored
- bit 2** **Unimplemented:** Read as '0'
- bit 1** **WUE:** Wake-up Enable bit
Asynchronous mode:
 1 = EUSART will continue to sample the RX pin – interrupt generated on falling edge; bit cleared in hardware on following rising edge
 0 = RX pin not monitored or rising edge detected
Synchronous mode:
 Unused in this mode.
- bit 0** **ABDEN:** Auto-Baud Detect Enable bit
Asynchronous mode:
 1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion
 0 = Baud rate measurement disabled or completed
Synchronous mode:
 Unused in this mode.

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 8

PERIPHERAL INTERRUPT REQUEST REGISTER 1 (PIR1)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSP1F ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
							bit 0
							bit 7

- bit 7** **PSP1F:** Parallel Slave Port Read/Write Interrupt Flag bit⁽¹⁾
 1 = A read or a write operation has taken place (must be cleared in software)
 0 = No read or write has occurred
Note 1: This bit is unimplemented on 28-pin devices and will read as '0'.
- bit 6** **ADIF:** A/D Converter Interrupt Flag bit
 1 = An A/D conversion completed (must be cleared in software)
 0 = The A/D conversion is not complete
- bit 5** **RCIF:** EUSART Receive Interrupt Flag bit
 1 = The EUSART receive buffer, RCREG, is full (cleared when RCREG is read)
 0 = The EUSART receive buffer is empty
- bit 4** **TXIF:** EUSART Transmit Interrupt Flag bit
 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written)
 0 = The EUSART transmit buffer is full
- bit 3** **SSPIF:** Master Synchronous Serial Port Interrupt Flag bit
 1 = The transmission/reception is complete (must be cleared in software)
 0 = Waiting to transmit/receive
- bit 2** **CCP1IF:** CCP1 Interrupt Flag bit
Capture mode:
 1 = A TMR1 register capture occurred (must be cleared in software)
 0 = No TMR1 register capture occurred
Compare mode:
 1 = A TMR1 register compare match occurred (must be cleared in software)
 0 = No TMR1 register compare match occurred
PWM mode:
 Unused in this mode.
- bit 1** **TMR2IF:** TMR2 to PR2 Match Interrupt Flag bit
 1 = TMR2 to PR2 match occurred (must be cleared in software)
 0 = No TMR2 to PR2 match occurred
- bit 0** **TMR1IF:** TMR1 Overflow Interrupt Flag bit
 1 = TMR1 register overflowed (must be cleared in software)
 0 = TMR1 register did not overflow

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
KOD MATAPELAJARAN : BER4223

APPENDIX 9

MSSP STATUS REGISTER (SSPSTAT) For SPI Mode

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	RAW	UA	BF
							bit 0
bit 7							

- bit 7 **SMP:** Sample bit
SPI Master mode:
 1 = Input data sampled at end of data output time
 0 = Input data sampled at middle of data output time
SPI Slave mode:
 SMP must be cleared when SPI is used in Slave mode.
- bit 6 **CKE:** SPI Clock Select bit
 1 = Transmit occurs on transition from active to Idle clock state
 0 = Transmit occurs on transition from Idle to active clock state
Note: Polarity of clock state is set by the CKP bit (SSPCON1<4>).
- bit 5 **D/A:** Data/Address bit
 Used in I²C mode only.
- bit 4 **P:** Stop bit
 Used in I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.
- bit 3 **S:** Start bit
 Used in I²C mode only.
- bit 2 **RAW:** Read/Write Information bit
 Used in I²C mode only.
- bit 1 **UA:** Update Address bit
 Used in I²C mode only.
- bit 0 **BF:** Buffer Full Status bit (Receive mode only)
 1 = Receive complete, SSPBUF is full
 0 = Receive not complete, SSPBUF is empty

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 10

MSSP CONTROL REGISTER 1 (SSPCON1) For SPI Mode

RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
							bit 0
bit 7							

- bit 7 WCOL:** Write Collision Detect bit (Transmit mode only)
 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
 0 = No collision
- bit 6 SSPOV:** Receive Overflow Indicator bit
SPI Slave mode:
 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).
 0 = No overflow
Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- bit 5 SSPEN:** Synchronous Serial Port Enable bit
 1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins
 0 = Disables serial port and configures these pins as I/O port pins
Note: When enabled, these pins must be properly configured as input or output.
- bit 4 CKP:** Clock Polarity Select bit
 1 = Idle state for clock is a high level
 0 = Idle state for clock is a low level
- bit 3-0 SSPM3:SSPM0:** Synchronous Serial Port Mode Select bits
 0101 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control disabled, \overline{SS} can be used as I/O pin
 0100 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control enabled
 0011 = SPI Master mode, clock = TMR2 output/2
 0010 = SPI Master mode, clock = Fosc/64
 0001 = SPI Master mode, clock = Fosc/16
 0000 = SPI Master mode, clock = Fosc/4

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 11

MSSP STATUS REGISTER (SSPSTAT) For I²C Mode

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF
							bit 0
							bit 7

- bit 7 SMP:** Slew Rate Control bit
In Master or Slave mode:
 1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)
 0 = Slew rate control enabled for high-speed mode (400 kHz)
- bit 6 CKE:** SMBus Select bit
In Master or Slave mode:
 1 = Enable SMBus specific inputs
 0 = Disable SMBus specific inputs
- bit 5 D/A:** Data/Address bit
In Master mode:
 Reserved.
In Slave mode:
 1 = Indicates that the last byte received or transmitted was data
 0 = Indicates that the last byte received or transmitted was address
- bit 4 P:** Stop bit
 1 = Indicates that a Stop bit has been detected last
 0 = Stop bit was not detected last
 Note: This bit is cleared on Reset and when SSPEN is cleared.
- bit 3 S:** Start bit
 1 = Indicates that a Start bit has been detected last
 0 = Start bit was not detected last
 Note: This bit is cleared on Reset and when SSPEN is cleared.
- bit 2 R/W:** Read/Write Information bit (I²C mode only)
In Slave mode:
 1 = Read
 0 = Write
 Note: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
In Master mode:
 1 = Transmit is in progress
 0 = Transmit is not in progress
 Note: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.
- bit 1 UA:** Update Address bit (10-bit Slave mode only)
 1 = Indicates that the user needs to update the address in the SSPADD register
 0 = Address does not need to be updated
- bit 0 BF:** Buffer Full Status bit
In Transmit mode:
 1 = SSPBUF is full
 0 = SSPBUF is empty
In Receive mode:
 1 = SSPBUF is full (does not include the ACK and Stop bits)
 0 = SSPBUF is empty (does not include the ACK and Stop bits)

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 12

MSSP CONTROL REGISTER 1 (SSPCON1) For I²C Mode

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
							bit 0
							bit 7

- bit 7 WCOL:** Write Collision Detect bit
In Master Transmit mode:
 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
 0 = No collision
In Slave Transmit mode:
 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
 0 = No collision
In Receive mode (Master or Slave modes):
 This is a "don't care" bit.
- bit 6 SSPOV:** Receive Overflow Indicator bit
In Receive mode:
 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
 0 = No overflow
In Transmit mode:
 This is a "don't care" bit in Transmit mode.
- bit 5 SSPEN:** Synchronous Serial Port Enable bit
 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
 0 = Disables serial port and configures these pins as I/O port pins
Note: When enabled, the SDA and SCL pins must be properly configured as input or output.
- bit 4 CKP:** SCK Release Control bit
In Slave mode:
 1 = Release clock
 0 = Holds clock low (clock stretch), used to ensure data setup time
In Master mode:
 Unused in this mode.
- bit 3-0 SSPM3:SSPM0:** Synchronous Serial Port Mode Select bits
 1111 = I²C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
 1110 = I²C Slave mode, 7-bit address with Start and Stop bit interrupts enabled
 1011 = I²C Firmware Controlled Master mode (Slave Idle)
 1000 = I²C Master mode, clock = FOSC/(4 * (SSPADD + 1))
 0111 = I²C Slave mode, 10-bit address
 0110 = I²C Slave mode, 7-bit address
 Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

PEPERIKSAAN AKHIR

SEMESTER/SESI : SEMESTER II / 2008/ 2009
 MATA PELAJARAN : APLIKASI MIKROPENGAWAL

KURSUS : 4 BEE
 KOD MATAPELAJARAN : BER4223

APPENDIX 13

MSSP CONTROL REGISTER 2 (SSPCON2) For I²C Mode

RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
GCEN	ACKSTAT	ACKDT	ACKEN ⁽¹⁾	RCEN ⁽¹⁾	PEN ⁽¹⁾	RSEN ⁽¹⁾	SEN ⁽¹⁾
							bit 0
							bit 7

- bit 7 GCEN:** General Call Enable bit (Slave mode only)
 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR
 0 = General call address disabled
- bit 6 ACKSTAT:** Acknowledge Status bit (Master Transmit mode only)
 1 = Acknowledge was not received from slave
 0 = Acknowledge was received from slave
- bit 5 ACKDT:** Acknowledge Data bit (Master Receive mode only)
 1 = Not Acknowledge
 0 = Acknowledge
- Note:** Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.
- bit 4 ACKEN:** Acknowledge Sequence Enable bit (Master Receive mode only)⁽¹⁾
 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatically cleared by hardware.
 0 = Acknowledge sequence Idle
- bit 3 RCEN:** Receive Enable bit (Master mode only)⁽¹⁾
 1 = Enables Receive mode for I²C
 0 = Receive Idle
- bit 2 PEN:** Stop Condition Enable bit (Master mode only)⁽¹⁾
 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.
 0 = Stop condition Idle
- bit 1 RSEN:** Repeated Start Condition Enable bit (Master mode only)⁽¹⁾
 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.
 0 = Repeated Start condition Idle
- bit 0 SEN:** Start Condition Enable/Stretch Enable bit⁽¹⁾
In Master mode:
 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.
 0 = Start condition Idle
In Slave mode:
 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)
 0 = Clock stretching is disabled

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, these bits may not be set (no spooling) and the SSPBLF may not be written (or writes to the SSPBUF are disabled).