

CONFIDENTIAL



UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER I
SESSION 2019/2020**

COURSE NAME : DIGITAL ELECTRONICS
COURSE CODE : DAE 21203
PROGRAMME CODE : DAE
EXAMINATION DATE : DECEMBER 2019 / JANUARY 2020
DURATION : 2 HOURS 30 MINUTES
INSTRUCTION : ANSWER ALL QUESTIONS IN
THE QUESTION BOOKLET

TERBUKA

THIS QUESTION PAPER CONSISTS OF SIXTEEN (16) PAGES

CONFIDENTIAL

PART A: ANSWER ALL QUESTIONS IN THE ANSWER SHEET

(1 mark each)

- Q1 A quantity that has continuous values is
 A. a digital quantity
 B. a binary quantity
 C. an analog quantity
 D. a natural quantity
- Q2 Which of the following is not an advantage of digital system?
 A. Less affected by noise
 B. Operation can be programmed
 C. Energy usage is minimal
 D. Information storage is easy
- Q3 The term *bit* means
 A. a small amount of data
 B. binary digit
 C. a "1" or "0"
 D. both answers B and C
- Q4 How much time is required for a parallel transfer of 16 bits data if the clock frequency is 100 MHz?
 A. 10 ms
 B. 16 μ s
 C. 1 μ s
 D. 10 ns
- Q5 Which quantity below representing an analog quantity?
 A. the hourly changes of air temperature
 B. vehicle speed over an hour
 C. original sound wave
 D. recorded data on CD tracks
- Q6 Convert binary 111011110010_2 to hexadecimal.
 A. EF_{16}
 B. FF_{16}
 C. FE_{16}
 D. FD_{16}
- Q7 Convert binary 010111100_2 numbers to octal.
 A. 172_8
 B. 272_8
 C. 174_8
 D. 274_8
- Q8 Identify gate X based on the waveform in the **Figure Q8**.




Figure Q8

- A. AND
 B. XNOR
 C. NAND
 D. XOR

TERBUKA

Q9 Find the Boolean expression for the combinational logic circuit in the Figure Q9.




Figure Q9

- | | | | |
|----|---|----|---|
| A. | $Z = \overline{(\overline{AB})} \cdot \overline{(\overline{ABC})} \cdot \overline{(\overline{BC})}$ | C. | $Z = \overline{(\overline{AB})} + \overline{(\overline{ABC})} + \overline{(\overline{BC})}$ |
| B. | $Z = \overline{(\overline{AB})} \cdot \overline{(\overline{ABC})} \cdot \overline{(\overline{BC})}$ | D. | $Z = \overline{(\overline{AB})} \cdot \overline{(\overline{ABC})} \cdot \overline{(\overline{BC})}$ |
- Q10 A 5 variable Karnaugh map contains
- | | | | |
|----|----------|----|----------|
| A. | 16 cells | C. | 64 cells |
| B. | 32 cells | D. | 25 cells |
- Q11 On a Karnaugh map, grouping the 0s produces
- | | | | |
|----|--------------------------|----|------------------|
| A. | a POS expression | C. | a SOP expression |
| B. | a "don't care" condition | D. | AND-OR logic |
- Q12 Which one is NOT a valid rule for Boolean algebra?
- | | | | |
|----|-----------------|----|-----------------|
| A. | $A+1 = 1$ | C. | $A \cdot 1 = A$ |
| B. | $A \cdot A = A$ | D. | $A+1 = A$ |
- Q13 $A(A + B) = ?$
- | | | | |
|----|------|----|----------|
| A. | AB | C. | $(1+AB)$ |
| B. | 1 | D. | A |
- Q14 The AND operation can be produced with
- | | | | |
|----|----------------|----|------------------|
| A. | two NAND gates | C. | three NAND gates |
| B. | one NOR gate | D. | three OR gates |
- Q15 The expression $\overline{A}BCD + ABC\overline{D} + A\overline{B}\overline{C}D$
- | | | | |
|----|---|----|--|
| A. | cannot be simplified | C. | is simplified to $ABC\overline{D} + \overline{A}B\overline{C}$ |
| B. | is simplified to $\overline{A}BC + A\overline{B}$ | D. | None of the answers is correct |

TERBUKA

Q16 Which of the following input and output value are **incorrect** for the 4-bit parallel binary adder/subtractor circuit in the Figure Q16?




Figure Q16

	[A]	[B]	Adder/Subtractor	Cout	[Σ]
A.	1101	0110	0	1	0011
B.	1001	1000	0	1	0001
C.	1111	1011	1	0	0100
D.	0101	1000	1	0	1011

Q17 Data selectors are basically the same as

- A. decoders
- B. demultiplexers
- C. multiplexers
- D. encoders

Q18 Perform binary addition: $101101 + 011011 = ?$

- A. 011010
- B. 1010100
- C. 101110
- D. 1001000

Q19 An example of a SOP expression is

- A. $A+B(C+D)$
- B. $(A+B+C)(\bar{A}+B+C)$
- C. $\bar{A}B+AC+\bar{A}BC$
- D. Both answers A and B

Q20 Add the two BCD numbers: $1001 + 0100 = ?$

- A. 1101
- B. 00001101
- C. 00010011
- D. 00110001

TERBUKA

Q21 The device shown in the **Figure Q21** is most likely a _____




Figure Q21

- A. Comparator
 - B. Multiplexer
 - C. Inverter
 - D. Demultiplexer
- Q22 To expand a 4 bit parallel adder to an 8 bit parallel adder you must
- A. use 4 bit adders with no connections.
 - B. use eight 4 bit adders with no interconnections.
 - C. use two 4 bit adders and connect to the sum outputs of one to the bit output of the other.
 - D. use two 4 bit adders with the carry output of one connected to the carry input of the other.
- Q23 In 1-to-8 demultiplexer, how many select lines are required?
- A. 2
 - B. 3
 - C. 4
 - D. 5
- Q24 If a 74LS85 magnitude comparator has $A = 1011$ and $B = 1001$ on the inputs, the outputs are:
- A. $A > B = 0, A < B = 1, A = B = 0$
 - B. $A > B = 1, A < B = 1, A = B = 0$
 - C. $A > B = 1, A < B = 0, A = B = 0$
 - D. $A > B = 0, A < B = 0, A = B = 1$
- Q25 The full-adder shown by the **Figure Q25** is tested under all input conditions with the input waveforms shown. From your observation of the SUM and COUT waveforms, is it operating properly, and if not, what is the most likely fault?




Figure Q25

- A. Yes, the output SUM and COUT are correct.
- B. No, the input B is accidentally connected to VCC.
- C. No, the input CIN is accidentally connected to VCC.
- D. No, the input A is accidentally connected to VCC.

TERBUKA

Q26 Table shown is a truth table for a 4-to-2 line priority encoder. Which of the inputs and outputs combination is correct?

	Inputs				Outputs		
	En	D0	D1	D2	D3	A1	A0
A.	0	0	0	0	1	x	x
B.	1	1	0	0	1	0	0
C.	1	0	1	0	1	0	1
D.	1	0	0	1	1	1	1

Q27 The following data input has been applied to the multiplexer shown in Figure Q27(a): $D_0=0$, $D_1=1$, $D_2=1$, and $D_3=0$. The data-select inputs to the multiplexer are sequenced as shown by the waveforms in Figure Q27(b), determine the output waveform.





Figure Q27



TERBUKA

Q28 What is the combinational logic circuit in the Figure Q28 represent?




Figure Q28

- | | |
|-----------------------------|-------------------|
| A. 3-to-8 decoder | C. 3-to-8 encoder |
| B. BCD-to-7 segment decoder | D. 8-to-3 encoder |
- Q29 2's complement of 1011101 is
- | | |
|------------|------------|
| A. 0101110 | C. 0100010 |
| B. 1001101 | D. 0100011 |
- Q30 Serial data transmission is employed to send data from a computer to a modem. The least significant bit is sent first. What is the data received at the modem if the data is 01001110?
- | | |
|-------------|-------------|
| A. 01001110 | C. 01110010 |
| B. 01100010 | D. 01011110 |
- Q31 A _____ is a combinational circuit element that selects data from one of many inputs and directs it to a single output.
- | | |
|------------|------------------|
| A. encoder | C. multiplexer |
| B. decoder | D. demultiplexer |
- Q32 Convert the following binary number into gray code: 100101₂
- | | |
|---------------------------|---------------------------|
| A. 101101 _{GRAY} | C. 110111 _{GRAY} |
| B. 001110 _{GRAY} | D. 111001 _{GRAY} |
- Q33 In a 4 variable Karnaugh map , a 2- variable a product term is produced by grouping
- | | |
|---------------------------------|-----------------------------------|
| A. two adjacent cells of bit 1s | C. four adjacent cells of bit 1s |
| B. two adjacent cells of bit 0s | D. eight adjacent cells of bit 1s |
- Q34 In 1-to-4 multiplexer, if S1 = 1 & S2 = 1, then the output will be
- | | |
|-------|-------|
| A. Z0 | C. Z2 |
| B. Z1 | D. Z3 |

TERBUKA

- Q35** Which of the following quantities is a digital quantity?
- A. Altitude of an aircraft
B. Current through a resistor
C. Pressure in a bicycle
D. The amount of time before the buzzer goes off
- Q36** Procedure for the design of combinational circuits are:
- From the word description of the problem, identify the inputs and outputs and draw a block diagram.
 - Draw the truth table such that it completely describes the operation of the circuit for different combinations of inputs.
 - Simplify the switching expression(s) for the output(s).
 - Implement the simplified expression using logic gates.
 - Write down the switching expression(s) for the output(s).
- A. II, III, IV, V, I
B. I, IV, V, II, III
C. I, II, V, III, IV
D. I, II, III, IV, V
- Q37** The binary representation of BCD code 00101001_{BCD} is
- A. 0011101_2
B. 0110101_2
C. 1101001_2
D. 0101011_2
- Q38** 1's complement of 1011101 is
- A. 0101110
B. 1001101
C. 0100010
D. 1100101
- Q39** Which of the following expressions is in the product-of-sums form?
- A. $(A + B)(C + D)$
B. $(AB)(CD)$
C. $AB(CD)$
D. $AB + CD$
- Q40** Determine the value of 10111100_2 if it is expressed in 2's complement form.
- A. -68_{10}
B. -67_{10}
C. -60_{10}
D. -66_{10}

TERBUKA

PART A: ANSWER SHEET

Q1	
Q2	
Q3	
Q4	
Q5	
Q6	
Q7	
Q8	
Q9	
Q10	
Q11	
Q12	
Q13	
Q14	
Q15	
Q16	
Q17	
Q18	
Q19	
Q20	

Q21	
Q22	
Q23	
Q24	
Q25	
Q26	
Q27	
Q28	
Q29	
Q30	
Q31	
Q32	
Q33	
Q34	
Q35	
Q36	
Q37	
Q38	
Q39	
Q40	

TERBUKA

PART B: ANSWER ALL QUESTIONS

Q1 Given Boolean expression of:

$$Z = B \cdot \bar{C} \cdot D + \bar{A} \cdot B \cdot D + A \cdot B \cdot \bar{C}$$

(a) Draw the logic circuit for the expression

(4 marks)

ANSWER:

(b) Change the Boolean expression to its standard SOP form.

(6 marks)

ANSWER:

TERBUKA

- (c) Obtain the truth table for the logic circuit showing all inputs, A, B, C and D and output, Z.

(6 marks)

ANSWER:

- (d) By using the Karnaugh map method shown in **Figure Q1(d)**, show that the Boolean expression can further be simplified.

(4 marks)

ANSWER:

Z	\overline{C}	\overline{D}	\overline{C}	D	C	D	C	\overline{D}
\overline{A}	\overline{B}							
\overline{A}	B							
A	B							
A	\overline{B}							

Figure Q1(d)

TERBUKA

- Q2 (a) Given the functions of $W = A\bar{B}\bar{C} + C$, and $Y = AC + AB + \bar{A}B\bar{C}$. Using one (1) decoder IC74138 shown in Figure Q2(a), implement both logic function for W and Y . Draw the circuit by using Figure Q2(b).




Figure Q2(a)

(8 marks)

ANSWER:




Figure Q2(b)

TERBUKA

- (b) Design an 8-to-1 multiplexer by using combination of 4-to-1 and 2-to-1 multiplexers. Label completely.

(4 marks)

ANSWER:

- (c) Circuit in Figure Q2(c)(i) has three inputs (*A*, *B* and *C*) and one output (*Z*), connected to a multiplexer IC74151 (refer to the pin assignment). Construct and fill in the truth table shown in Figure Q2(c)(ii) for the output, *Z*.




Figure Q2(c)(i)

(8 marks)

TERBUKA

ANSWER:

C	B	A	Z

Figure Q2(c)(ii)

Q3 (a) The waveforms for signals A and B shown in Figure Q3(a)(i) are applied to the circuit shown in Figure Q3(a)(ii). Evaluate the waveforms for P and Q and draw the waveforms in Figure Q3(a)(iii).




Figure Q3(a)(i)




Figure Q3(a)(ii)

(6 marks)

TERBUKA

ANSWER:




Figure Q3(a)(iii)

(b) Design a system with four inputs, P, Q, R and S, and one output, Z such that $Z = 1$ if three or more of the inputs are 1.

(i) Build the truth table.

(6 marks)

ANSWER:

TERBUKA

(ii) Write the simplified minterm expression for the Z.

(3 marks)

ANSWER:

(iii) Construct the circuit with NAND gates only.

(5 marks)

ANSWER:

- END OF QUESTIONS

TERBUKA