

CONFIDENTIAL



UTHM
Universiti Tun Hussein Onn Malaysia

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

**FINAL EXAMINATION
SEMESTER II
SESSION 2014/2015**

COURSE NAME : DIGITAL ELECTRONICS
COURSE CODE : DAE 21203
PROGRAMME : 2 DAE
EXAMINATION DATE : JUNE 2015 / JULY 2015
DURATION : 2 $\frac{1}{2}$ HOURS
INSTRUCTION : ANSWER FOUR (4) QUESTIONS
ONLY

THIS QUESTION PAPER CONSISTS OF NINE (9) PAGES

CONFIDENTIAL

- Q1** (a) List **four (4)** advantages and **one (1)** drawback of digital techniques. (4 marks)
- (b) **Figure Q1(b)** shows two logic functions used in digital systems. Name and describe each of the function. (6 marks)
- (c) **Figure Q1(c)** shows periodic pulses displayed on an oscilloscope. The vertical scale of the oscilloscope is 5V/div and its horizontal scale is 1 ms/div. Determine the following parameters:
 (i) amplitude
 (ii) frequency
 (iii) pulse width
 (iv) duty cycle. (6 marks)
- (d) An automobile parts shop uses a computer to store all of its parts numbers in 7-bit ASCII code with an even parity bit. List the binary contents of the memory that stores the part JR2-5. The ASCII table is given in **Table Q1(d)**. (5 marks)
- (e) Convert D1A_{hex} to base 2, 8 and 10 number system. (4 marks)

- Q2** (a) For the circuit in **Figure Q2(a)**,
 (i) Write the Boolean Expression for outputs X, Y and Z.
 (ii) Obtain the truth table showing all inputs and outputs. (7 marks)
- (b) Waveforms A, B and C of **Figure Q2(b)** are applied to a logic circuit. The output waveform, F is as shown in **Figure Q2(b)**.
 (i) Obtain the truth table.
 (ii) Write the logic expression for F.
 (iii) Draw the logic circuit for function F. (8 marks)
- (c) (i) Simplify the following Boolean expression using Boolean algebra And verify the result using a Karnaugh map.
 (ii) Implement the simplified expression using NAND gates only.

$$Z = \bar{B}\bar{C} + A\bar{B} + A\bar{B}C + AB\bar{C}$$
 (10 marks)

Q3. (a) For the following function:

$$f(A, B, C, D) = \sum m(1, 3, 5, 7, 12, 13, 14) + d(6, 8, 10)$$

- (i) Simplify using a Karnaugh map.
- (ii) Obtain the minimum sum of product (SOP) expression
- (iii) Implement the simplified expression using basic logic gates.

(9 marks)

- (b) Design a comparator circuit to compare two 2-bit numbers (A1, A0 and B1, B0). The circuit will have two output signals, GE and LT. GE will be HIGH to indicate that the 2-bit A value is equal to or greater than the 2-bit B value. LT will be HIGH if A < B.
- (i) Obtain the truth table of the circuit. (5 marks)
 - (ii) Simplify the output function for GE and LT. (5 marks)
 - (iii) Draw the simplified logic diagram of this circuit using NAND gates only. (6 marks)

Q4 (a) Perform the following arithmetic operations. Show all steps and check the answer with its decimal equivalent.

- (i) unsigned numbers 1101011_2 divide by 8_{10} .
- (ii) $35 - 52$ using 2's complement.
- (iii) $B3_{\text{hex}} - 6A_{\text{hex}}$ using 2's complement.
- (iv) $(38)_{\text{BCD}} + (96)_{\text{BCD}}$.



(10 marks)

- (b) Show that a full adder can be implemented using two half adders by doing the following:
- (i) Produce a truth table for the full adder
 - (ii) Write the output expression for Sum and Carry
 - (iii) Use Boolean algebra theorem to simplify the output expression for Sum and Carry.
 - (iv) Draw and label all inputs and outputs of the logic circuit for the full adder.

(15 marks)

- Q5.** (a) A chemical process is activated only if at least 2 out of 3 keys are inserted. Assuming that an inserted key produces logic 1, do the following:
- (i) Obtain the truth table of the circuit.
 - (ii) Simplify the output function and implement with basic logic gates.
 - (iii) Implement the circuit using a 3×8 decoder having Active Low output.
 - (iv) Implement the circuit using an 8×1 multiplexer.
- (15 marks)
- (b) **Figure Q5(b)** shows the three basic parts in a BCD adder circuit, that is the first adder to do the addition, second adder to do the correction for invalid BCD numbers and a correction logic circuit with output X to give a logic “1” whenever correction is needed. Design the correction circuit using basic logic gates.
- (10 marks)
- Q6.** (a) With the aid of diagrams, explain the function of the following devices:
- (i) A decoder
 - (ii) An encoder
 - (iii) A multiplexer
- (9 marks)
- (b) Given the following function: $F = \overline{XY} + \overline{YZ} + XYZ$
- (i) Represent F in sum of minterms. (Hint: use K-maps or truth table).
(4 marks)
 - (ii) Implement F using the 3×8 decoder shown in **Figure Q6(b)(ii)**.
(4 marks)
 - (iii) Implement F using a 8×1 multiplexer.
(3 marks)
- (c) The two inputs (A, B) of **Figure Q6(c)** are hexadecimal numbers 9_{16} (A input) and E_{16} (B input). What is the output (SUM) in binary if Adder/Subtractor is low. Show all steps and give a brief explanation.
- (5 marks)

- END OF QUESTIONS -



FINAL EXAMINATIONSEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICSPROGRAMME : 2DAE
COURSE CODE: DAE 21203**FIGURE Q1(b)****FIGURE Q1(c)**

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICSPROGRAMME : 2DAE
COURSE CODE: DAE 21203

Table Q1(g)



CONTROL CHARACTERS						GRAPHIC SYMBOLS					
NAME	DEC	BINARY	HEX	SYMBOL	DEC	BINARY	HEX	SYMBOL	DEC	BINARY	HEX
NULL	0	0000000	00	space	32	01000000	20	@	64	10000000	40
SOH	1	0000001	01	!	33	01000001	21	A	65	1000001	41
STX	2	0000010	02	-	34	01000010	22	B	66	1000010	42
ETX	3	0000011	03	#	35	01000011	23	C	67	1000011	43
EOT	4	0000100	04	\$	36	01000100	24	D	68	1000100	44
ENQ	5	0000101	05	%	37	01000101	25	E	69	1000101	45
ACK	6	0000110	06	&	38	01000110	26	F	70	1000110	46
BEL	7	0000111	07	*	39	01000111	27	G	71	1000111	47
BS	8	0001000	08	(40	0101000	28	H	72	1001000	48
HT	9	0001001	09)	41	0101001	29	I	73	1001001	49
LF	10	0001010	0A	*	42	0101010	2A	J	74	1001010	4A
VT	11	0001011	0B	+	43	0101011	2B	K	75	1001011	4B
FF	12	0001100	0C	-	44	0101100	2C	L	76	1001100	4C
CR	13	0001101	0D	=	45	0101101	2D	M	77	1001101	4D
SO	14	0001110	0E	/	46	0101110	2E	N	78	1001110	4E
SI	15	0001111	0F	\	47	0101111	2F	O	79	1001111	4F
DLE	16	0010000	10	0	48	0110000	30	P	80	1010000	50
DC1	17	0010001	11	1	49	0110001	31	Q	81	1010001	51
DC2	18	0010010	12	2	50	0110010	32	R	82	1010010	52
DC3	19	0010011	13	3	51	0110011	33	S	83	1010011	53
DC4	20	0010100	14	4	52	0110100	34	T	84	1010100	54
NAK	21	0010101	15	5	53	0110101	35	U	85	1010101	55
SYN	22	0010110	16	6	54	0110110	36	V	86	1010110	56
ETB	23	0010111	17	7	55	0110111	37	W	87	1010111	57
CAN	24	0011000	18	8	56	0111000	38	X	88	1011000	58
EM	25	0011001	19	9	57	0111001	39	Y	89	1011001	59
SUB	26	0011010	1A	:	58	0111010	3A	Z	90	1011010	5A
ESC	27	0011011	1B	,	59	0111011	3B]	91	1011011	5B
FS	28	0011100	1C	<	60	0111100	3C	\	92	1011100	5C
GS	29	0011101	1D	=	61	0111101	3D	^	93	1011101	5D
RS	30	0011110	1E	>	62	0111110	3E	~	94	1011110	5E
US	31	0011111	1F	?	63	0111111	3F	-	95	1011111	5F


FINAL EXAMINATIONSEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICSPROGRAMME : 2DAE
COURSE CODE: DAE 21203**FIGURE Q2(a)****FIGURE Q2(b)**

FINAL EXAMINATION

SEMESTER/SESSION: SEM II/2014/2015
 COURSE NAME : DIGITAL ELECTRONICS

PROGRAMME : 2DAE
 COURSE CODE: DAE 21203

**FIGURE Q5(b)****FIGURE Q6(b)(ii)**

FINAL EXAMINATIONSEMESTER/SESSION: SEM II/2014/2015
COURSE NAME : DIGITAL ELECTRONICSPROGRAMME : 2DAE
COURSE CODE: DAE 21203**FIGURE Q6(c)**