

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION SEMESTER III **SESSION 2014/2015**

COURSE NAME

: ELECTRONICS

COURSE CODE

: DAR 21203

PROGRAMME

: 2 DAR

EXAMINATION DATE : AUGUST 2015

DURATION

: 3 HOURS

INSTRUCTION

: ANSWER FIVE (5) QUESTIONS

ONLY

THIS QUESTION PAPER CONSISTS OF TWELVE (12) PAGES

CONFIDENTIAL

Briefly describe the following:

CONFIDENTIAL

(a)

Q1

		(i)	Valence electrons	(2 marks)
		(ii)	Covalent bonding	
		(iii)	Extrinsic semiconductor	(2 marks)
				(2 marks)
	(b)	Draw and completely label the output waveform, V _O for the circu Figure Q1(b). Assume all the diodes are silicon. Show all yo obtaining the waveforms.		
	(c)		ollowing Figure Q1(c) shows the Zener diode circuit. (mum power) = 40 mW. Assume the Zener diode is ideal.	Given, P _{ZM}
		(i)	Calculate the output voltage, Vo	(2 marka)
		(ii)	Identify the voltage drop across load, V_{RL}	(2 marks)
		(iii)	Indicate the zener current, Iz	(2 marks)
		(iv)	Solve the power dissipated by the zener diode, Pz	(2 marks)
				(2 marks)
Q2	(a)	Draw transis	the P-N junction analogy and the symbol of bipolator.	r junction (4 marks)
				(i marks)
	(b)	Based	on the circuit in Figure Q2(b),	
		(i)	Determine the collector current, I_C	(2 marks)
		(ii)	Compute the value of V_{CC}	(2 marks)
		(iii)	Calculate the value of gain, β	(2 marks)
		(iv) Evaluate the value of resistor, R_B for the circuit given.	,	
				(2 marks)

	(c)	(c) Based on the voltage feedback biasing circuit given in Figure C			
		(i)	Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of collector current, Identify the value of quiescent level of quiescent le	CQ (4 marks)	
		(ii)	Determine the value of quiescent level of collector-emitter $V_{\it CEQ}$	voltage, (2 marks)	
		(iii)	Calculate the collector current, V_C	(2 marks)	
Q3	(a)		the aid of an appropriate circuit, illustrate how the transistor as a switch.	sistor can be (8 marks)	
	(b)	-	alysing the circuit given in Figure Q3(b) , based on the voltaguration,	age-divider	
		(i) (ii) (iii) (iv) (v)	Estimate the value of Thevenin equivalent resistor, R_{TH} Compute the Thevenin equivalent voltage, V_{TH} Determine the collector current, I_C Draw the Thevenin equivalent circuit with labelling Identify the collector-emitter voltage, V_{CE}	(2 marks) (2 marks) (4 marks) (2 marks) (2 marks)	

(iii)

Class C

Q4	The common-emitter amplifier circuit configuration is shown in Figure Q4 . By referring to the figure;					
	(a)	Draw the AC equivalent circuit by using the PIE (π) model with clabelling.				
				(3 marks)		
	(b)	By u	sing the same model given in Figure Q4;			
		(i)	Calculate the AC emitter resistance, re	(5 marks)		
		(ii)	Determine the input impedance of the base, Z_{in} (base)	(2 marks)		
		(iii)	Find the input impedance of the stage, Z _{in} (stage)	(2 marks)		
		(iv)	Identify the AC collector resistance, rc	(2 marks)		
		(v)	Compute the input voltage, V_{in}	(2 marks)		
		(vi)	Solve the voltage gain, A _v	(2 marks)		
		(vii)	Estimate the output voltage across resistor R_{L},V_{out}	(2 marks)		
Q5	(a)	List two (2) characteristics for each of the following classes of amplifiers.				
		(i)	Class A	(2 montes)		
		(ii)	Class B	(2 marks)		

(2 marks)

(2 marks)

(b)	For a power amplifier configuration of Figure Q5(b) with $I_{CQ} = 13.24$ mA, solve the following requirements;			
	(i)	Calculate the transistor power dissipation, P_{DQ}		
	(ii)	Determine the voltage gain, A _v	(4 marks)	
	(iii)	Find the Peak-peak output voltage, Vout	(3 marks)	
	(iv)	Evaluate the AC load power, Pout	(2 marks)	
	(v)	Identify DC input power, Pdc	(2 marks)	
			(2 marks)	
	(vi)	Compute the Stage efficiency, η		

- Q6 Given the JFET CS amplifier self-bias circuit configuration shown in Figure Q6.
 - (a) Draw the AC equivalent circuit for the given circuit configuration with complete labelling

(4 marks)

(1 mark)

- (b) By applying $I_{DSS} = 9mA$ and $V_{GS(off)} =$ 4.5V,
 - (i) Calculate the input impedance, Z_i

(3marks)

(ii) Determine the output impedance, Z_o

(3marks)

(iii) Compute the output voltage, Vo

(5marks)

(iv) Identify the voltage gain, A_V

(5marks)

- Q7 (a) For the Colpitts CB oscillator circuit as shown in Figure Q7(a),
 - (i) Calculate the frequency of the oscillator

(4marks)

(ii) Determine the value of feedback fraction, Beta

(4marks)

(iii) Estimate the minimum value of voltage gain, Av, for the oscillator to start

(2marks)

- (b) By referring to Figure Q7(b);
 - (i) Sketch the circuit of a 555 timer connected as an astable multivibrator for operation at 350 kHz.

(3marks)

(ii) Determine the value of capacitor C needed using $R_A = R_B = 7.5 \text{ k}\Omega$

(4marks)

(iii) Sketch the output waveform resulting from that astable circuit.

(3marks)

- END OF QUESTIONS -

FINAL EXAMINATION

SEMESTER/SESSION: SEM III/2014/2015

COURSE NAME

: ELECTRONICS

PROGRAMME : 2 DAR COURSE CODE : DAR 21203




FIGURE Q1(b)




FIGURE Q1(c)

FINAL EXAMINATION

SEMESTER/SESSION: SEM III/2014/2015

COURSE NAME

: ELECTRONICS

PROGRAMME: 2 DAR COURSE CODE: DAR 21203




FIGURE Q2(b)




FIGURE Q2(c)

FINAL EXAMINATION

SEMESTER/SESSION: SEM III/2014/2015

COURSE NAME

: ELECTRONICS

PROGRAMME: 2 DAR COURSE CODE: DAR 21203




FIGURE Q3(b)

FINAL EXAMINATION

SEMESTER/SESSION: SEM III/2014/2015

COURSE NAME : ELECTRONICS

PROGRAMME: 2 DAR COURSE CODE: DAR 21203





FIGURE Q4



FINAL EXAMINATION

SEMESTER/SESSION: SEM III/2014/2015 COURSE NAME : ELECTRONICS PROGRAMME: 2 DAR COURSE CODE: DAR 21203




FIGURE Q6




FIGURE Q7(a)

FINAL EXAMINATION

SEMESTER/SESSION: SEM III/2014/2015 COURSE NAME : ELECTRONICS PROGRAMME: 2 DAR COURSE CODE: DAR 21203




FIGURE Q7(b)