

UNIVERSITI TUN HUSSEIN ONN MALAYSIA

FINAL EXAMINATION SEMESTER I **SESSION 2013/2014**

COURSE NAME

: LOGIC SYSTEM

COURSE CODE : DAE 21603

PROGRAM

: 2 DAE

EXAMINATION DATE : DECEMBER 2013/JANUARY 2014

DURATION

: 2 ½ HOURS

INSTRUCTION : ANSWER FOUR (4) QUESTIONS ONLY

THIS QUESTION PAPER CONSISTS OF EIGHT (8) PAGES

CONFIDENTIAL

DAE 21603

| Q1 | (a) | Explain the operation of an exclusive OR gate. Draw the symbol and build the truth table for its operation. (4 marks) | | |
|----|-------------|--|-----------------|--|
| | | | | |
| | | | | |
| | (c) | (i) Describe a flip-flop. (ii) Differentiate between a latch and a flip-flop. (iii) List out three (3) applications of flip-flop. | 5 | |
| | | · | 5 marks) | |
| | (d) | Illustrate THREE different flip-flops operating in the Toggle mode. | 6 marks) | |
| | (e) | Show how to create the following flip flops from JK flip flop: (i) D flip flop | | |
| | | (ii) T flip flop | 4 marks) | |
| | | | | |
| Q2 | (a) | With the 555 Timer IC and RC component, draw the complete schematic diag the operation of monostable (one-shot) and the operation of astable multivibra the operation and function of the 555 pin. | | |
| | | • | 3 marks) | |
| | (b) | Determine the pulse width (t_w) for monostable (One-Shot) if given $E = 9 \text{ V}$, $R = C = 2.2 \mu\text{F}$. | $7k\Omega$ and | |
| | | (3 | 3 marks) | |
| | (c) | Determine the value of external resistor for a 555 Timer used as an astable multi- with output frequency of 15 kHz, C=0.002 μF and duty cycle of 85%. | ivibrator | |
| | | | marks) | |
| 00 | <i>(</i> -) | | | |
| Q3 | (a) | Explain the essential differences between synchronous and asynchronous counter (4) | rs? 4 marks) | |
| | (b) | Fill in the excitation table in Table Q3(b). (Attach the Table Q3(b) with the sheet) | answer | |
| | | | 4 marks) | |
| | | | | |

DAE 21603

Q4

Q5

(ii)

bytes.

| | DAE 21003 | | | | |
|-----|--|--|--|--|--|
| (c) | Design a synchronous counter using D flip-flops, AND gates and OR gates only, based on the Table Q3(c) and the following steps: | | | | |
| | (i) Draw the state transition diagram (ii) Complete the state transition table of the counter (iii) Minimize the D flip-flop input equations using the Karnaugh's Map (iv) Implement the D flip-flop input and draw this synchronous counter. | (4 marks) (4 marks) (4 marks) (5 marks) | | | |
| (a) | Name four types of registers. | (4 marks) | | | |
| (b) | What is the difference between Johnson Counter and Ring Counter? | (1 marks) | | | |
| (c) | Figure Q4(c) shows a bidirectional shift register. The serial input (IN) is HIGH. Assume that initially outputs $Q_0Q_1Q_2Q_3 = 1101$. Do the following if RIGHT/($\overline{\text{LEFT}}$) input are HIGH. | | | | |
| | (i) Redraw the 4 flip-flops to show how they are connected by an combinational logic circuit output. Show all steps. | alyzing the | | | |
| | (ii) Complete the timing diagram for outputs Q₀, Q₁, Q₂ and Q₃ (Attach Q4(c)(ii) with the answer sheet) | (15 marks) the Figure (5 marks) | | | |
| (a) | Distinguish between ROM, PROM, EPROM, UV EPROM, EEPROM. | (15 marks) | | | |
| (b) | Explain the difference between the two types of RAM cell? | (4 marks) | | | |
| (c) | A microprocessor uses RAM chips of 1024 x 1 capacity. | | | | |
| | (i) Determine the chips that will be required and calculate the address line be connected to provide capacity of 1024 bytes. | nes that will (4 marks) | | | |
| | | | | | |

Determine the chips that will be required to obtain a memory of capacity of $16\ \mathrm{K}$

(2 marks)

DAE 21603

Q6 (a) Based on the PLD programming; illustrate the flow of PLD design.

(6 marks)

(b) Several types of architecture are used in PLDs. Draw the block diagram of three common types and describe their differences.

(8 marks)

(c) $F_0(A,B,C,D) = \Sigma m (2, 3, 4, 5, 6, 7, 13, 15)$ $F_1(A,B,C,D) = \Sigma m (6, 7, 13, 14, 15)$ $F_2(A,B,C,D) = \Sigma m (4, 5, 6, 13, 14)$

From the above function equation, write the suitable Boolean expressions and then implement these functions using PLA with 5 AND array as shown in Figure Q6(c). (Attach the Figure Q6(c) with the answer sheet)

(11 marks)

-END OF QUESTION-

SEMESTER / SESSION: SEMESTER I / 2013/2014 PROGRAM: 2 DAE

COURSE NAME: LOGIC SYSTEM

COURSE CODE: DAE 21603




FIGURE Q1(b)

(To be attached with the answer sheet)

SEMESTER / SESSION: SEMESTER I / 2013/2014

PROGRAM: 2 DAE

COURSE NAME: LOGIC SYSTEM

COURSE CODE : DAE 21603

TABLE Q3(b): Excitation table

| Q | Q ⁺ | D FF | TFF | JK | IK FF | |
|---|------------------|---|--|----|---|--|
| | are and a second | D | T | I | K | |
| 0 | 0 | | | | | |
| 0 | 1 | | | | gara-tuuritara-keessä gaaretum, saa-gara- | |
| 1 | 0 | | grafi en l'agramativa del su vizza a noculo sui esti | | ************************************** | |
| 1 | 1 | gallet entries in singularity distribute principale entries et di | and in agreement deposit on the second confidence in the | | maitor-arabonipraum-pikavad goppuniyaalis-a | |

(To be attached with the answer sheet)

TABLE Q3(c): Output sequence


| Current active | Next active |
|----------------|---|
| output | output |
| Q I | 8 |
| | no restrictivo de constitución de constitución de constitución de constitución de constitución de constitución La constitución de constitución |
| 2 | |
| | |
| 6 | tion to the contract and an incident and the foreign and contract and the contract and contract |
| 3 or 4 or 7 | |

SEMESTER / SESSION: SEMESTER I / 2013/2014 PROG

COURSE NAME: LOGIC SYSTEM

PROGRAM: 2 DAE

COURSE CODE: DAE 21603




SEMESTER / SESSION: SEMESTER I / 2013/2014

PROGRAM: 2 DAE

COURSE NAME: LOGIC SYSTEM

COURSE CODE: DAE 21603






FIGURE Q6(c)

(To be attached with the answer sheet)